FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD)

Brinson, Mike (2019) FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD). In: 26th International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), 27-29 June 2019, Rzeszow, Poland.

This is the latest version of this item.

MIXDESSlides2019.pdf - Published Version
Available under License Creative Commons Attribution No Derivatives 4.0.

Download (770kB) | Preview
mixdes2019.pdf - Accepted Version

Download (408kB) | Preview
Official URL:

Abstract / Description

Equation-Defined Device models (EDD) have become very popular for behavioural modelling of semiconductor and other non-linear devices. Two feature that makes them particularly attractive are their interactive nature and easy testing during the model development process. However, they are less suited for operation as production level models due to their slow simulation performance. This paper presents a new extension to the EDD that offers C++ model performance coupled with the convenience of EDD modelling. The extended form of the EDD is called a Verilog-A EDD or VAEDD for short. It has the same structure as the standard EDD but is built around compiled Verilog-A module code, which in turn is translated to C++ code and dynamically linked to the main body of the simulator code. Essentially a VAEDD is a tiny Verilog-A module with a standardised internal code structure. To demonstrate the interactive approach to compact model building with VAEDD components the design and testing of a high power SiC Schottky barrier diode is included in the main body of the text.

Item Type: Conference or Workshop Item (Lecture)
Uncontrolled Keywords: Verilog-A Equation-Defined Devices (VAEDD); Equation-Defined Device models (EDD); FOSS Compact Model Prototyping; C++ model performance
Subjects: 600 Technology > 620 Engineering & allied operations
Department: School of Computing and Digital Media
Depositing User: Mike Brinson
Date Deposited: 29 Oct 2019 09:04
Last Modified: 06 Jul 2020 11:40

Available Versions of this Item

  • FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD). (deposited 29 Oct 2019 09:04) [Currently Displayed]


Downloads per month over past year

Downloads each year

Actions (login required)

View Item View Item