

# FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD)


Mike Brinson

Centre for Communications Technology,  
London Metropolitan University, UK

Email: mbrin72043@yahoo.co.uk

- Introduction
- SiC Schottky barrier diode characteristics
- Prototyping the SiC Schottky barrier diode compact model with Equation-Defined Devices (EDD)
- Prototyping the SiC Schottky barrier diode model VAEDD
- Adding dynamic charge properties to the SiC Schottky barrier diode model with VAEDD
- Simulation of a Schottky diode forward recovery time
- Summary

Presented on 27 June 2019 at the special session on “Compact Modeling for Nanoelectronics”,  
26 International Conference on Mixed Design of Integrated Circuits and  
Systems, Rzeszów, Poland,




# FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD): Introduction

- The conventional approach to adding new compact semi-conductor device models to circuit simulators involves two radically different methods: C++ or C code models or pre-defined non-linear and linear simulation components arranged as a behavioural model. Both of these techniques have their good and bad points.
- For example, in the first case, writing a low level C++ or C model requires a detailed understanding of simulator code structure and operation, plus an ability to manually code the model current and charge partial differentials that are needed for non-linear circuit simulation.
- Although the resulting C++ or C model can be highly optimized in terms of run time performance, development times are often long with a high probability of errors occurring during model construction due to the complexity of the task, making the method suitable primarily for specialist developers.
- Recently, the Verilog-A hardware description language has been adopted as a standard for compact semiconductor modelling, making the process of constructing C++ model code more straightforward, especially through the use of computer generated partial derivatives.
- In contrast to the use C++ code, or indeed Verilog-A module code for large models, building behavioural models using predefined simulation components is a highly interactive process that does not require developers to write, compile and link C++ or Verilog-A module code.
- One of its most important features of this process is testability where individual sections of a model can be built and tested as a model is evolved from a set of compact model equations and other data, making the process of debugging a model relatively straightforward.

# FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD): Introduction 2

- As behavioural device models are interpreted this can lead to excessively long simulation times. SPICE 3f5 uses a B type non-linear controlled voltage and current sources for modelling equation-derived device static I/V characteristics. However, the B style SPICE source does not include any charge storage features, forcing these sources to be combined with C and L components to Represent, for example, capacitor current as  $I_{cap} = ddt(Q_{cap})$ .
- The introduction of an advanced form of Equation-Defined Device (EDD) improved the lack of SPICE charge handling capabilities. Modelling with EDD is still an interactive interpretive process that does not however, increase circuit simulation computational speed.
- This paper introduces a new advanced form of the Qucs EDD that allows individual EDD, to be replaced by a Verilog-A module called a VAEDD. The new VAEDD component consists of a C++ code block compiled from a Verilog-A module with the same function as the original EDD block. Depending on the overall improvement in circuit simulation speed required, one or more EDD can be replaced by VAEDD.



A simplified block diagram outlining Verilog-A EDD (VAEDD) module development:

Route 1 - single or multiple small VAEDD linked with other components;


Route 2 - synthesis of Qucs/Qucs-S subcircuits.

# FOSS Compact Model Pototyping with Verilog-A Equation-Defined Devices (VAEDD): SiC Schottky barrier diode characteristics

## Fundamental material properties

When compared to Si, SiC offers much improved properties, including

- (1) wide band gap (3.23 eV for 4H SiC compared to 1.1 eV for Si),
- (2) the ability to operate at much higher temperatures (600 Celsius or better),
- (3) larger saturation electron drift mobility ( $1450 \text{ cm}^2 / \text{V}$  against  $900 \text{ cm}^2 / \text{V}$ ),
- (4) greater thermal conductivity ( $5 \text{ W/cm}^2 \text{ K}$  against  $1.5 \text{ W/cm}^2 \text{ K}$ ),
- (5) a very high breakdown field (roughly 10 times Si), making SiC a prime candidate for the next generation of power devices.



Basic structure and equivalent circuit for a SiC Schottky barrier diode:

$R_s$  is the resistance of the Schottky metal contact,  $R_d$  is the resistance of the drift region,  $I_d$  is the diode d.c. current at bias voltage  $V_d$ ,  $R_c$  is the cathode metal contact resistance,  $C_{dep}$  is the drift region depletion capacitance,  $L_s$  is the diode series inductance, and  $C_g$  is a small parallel capacitance whose value depends on the geometry of the device.

Normally, the device contacts are considered to be ohmic with  $R_s$  and  $R_c$  in the range  $1e-6$  to  $1e-4 \Omega$ .

This diagram illustrates a SiC Schottky diode fabricated on an n + substrate with a metal ohmic cathode contact, an n – drift region and a Schottky barrier metal ohmic anode contact.

# FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD): SiC Schottky barrier diode characteristics 2

The diode current  $I_d(T)$  and drift resistance  $R_d(T)$  are given by:

$$I_d(T) = I_s(T) \cdot \left[ \exp\left(\frac{q \cdot V_d(T)}{n \cdot k \cdot T}\right) - 1.0 \right]$$

$$R_d(T) = R_{d0} \cdot [1.0 + \Delta T \cdot (a_1 + a_2 \cdot \Delta T)]$$

where

$$T = TempK + K_t \cdot I_d(T) \cdot V_d(T)$$

$$\Delta T = (T - TempK)$$

$$I_s(T) = I_{s0} \cdot \left[ \frac{T}{TempK} \right]^D \cdot \exp\left(\frac{T}{TempK}\right)$$

SiC SCHOTTKY BARRIER DIODE MODEL PARAMETER VALUES

| Name | Description                            | Unit      | Default |
|------|--|-----------|---------|
| N    | Emission coefficient                   |           | 1.15    |
| Is   | Saturation current at Temp             | A         | 3e-15   |
| Rd0  | Drift region resistance at Temp        | $\Omega$  | 0.42    |
| Kt   | Thermal resistance                     | K/W       | 6,4     |
| a1   | Rd linear temperature coefficient      | 1/K       | 0.0072  |
| a2   | Rd quadratic temperature coefficient   | 1/(K * K) | 4.65e-5 |
| D    | Is temperature coefficient             |           | 2.95    |
| Temp | Diode temperature                      | Celsius   | 27      |
| Rs   | Schottky metal resistance              | $\Omega$  | 0.0     |
| Rc   | Contact metal resistance               | $\Omega$  | 0.0     |
| Cj0  | Depletion capacitance at $V_d(T) = 0V$ | F         | 80e-12  |
| Cg   | Parallel capacitance                   | F         | 10e-15  |
| Ls   | Lead inductance                        | H         | 1e-11   |

The Table lists the SiC Schottky diode model parameters, outlines their meaning, and gives a set of default parameter values for a SiC "Zero Recovery Rectifier" type CSD01060. Symbols  $q$  and  $k$  have their usual meaning.  $V_d(T)$  and  $I_d(T)$  are the voltage across, and the current through, the equivalent circuit generator  $I_d$  at temperature  $T$  Kelvin. For diodes with a non-zero value of parameter  $kt$  thermal feedback occurs inducing a device temperature rise proportional to the power dissipated by a diode at high currents. The value of parameter  $Kt$  is critically dependent on the effective thermal resistance from the diode active region to the outside ambient environment via any installed heat sinks.

# FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD): Prototyping the SiC Schottky Barrier Diode Compact Model with EDD,



A Qucs/Qucs-S subcircuit for the SiC Schottky diode. Previously introduced compact model equations are calculated by the four EDD embedded in the SiC Schottky diode subcircuit, where EDD:D3:I1 represents term  $Kt \cdot Id(T) \cdot Vd(T)$ , EDD:D1:I1 represents  $Rd(T)$ , EDD:D2:I1 represents  $Id(T)$  and EDD:D4:I1 represents  $Is(T)$ . Note the EDD currents  $I2$  and  $I3$  are either set as  $In = 0.0$  or  $In = Vn$ . In the case where  $In = 0.0$  the EDD branch acts as a voltage probe. Similarly, when  $In = Vn$  the EDD branch acts as a current to voltage converter. Although Qucs-S and QucsStudio EDD have their maximum number of branches per EDD set to 20 it is often simpler to model a device with multiple small EDD rather than a single large EDD.

An EDD subcircuit prototype of a SiC Schottky barrier diode: D1 -  $Rd(T)$ ; D2 -  $Id(T)$ ; D3 - part of the equation for  $T$ ; D4 - the equation for  $Is(T)$ .

NOTE:  $Ls$  and  $Cg$  are not included and both  $Rs$  and  $Rc$  are considered small compared to  $Rd$  and therefore their effects have been neglected.





SiCDiode1  
a1=0.0072  
a2=4.65e-5  
Rd=0.42  
Kt=6.4  
N=1.15  
D=2.95  
Is=3e-15  
Temp=27





# FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD): Prototyping the SiC Schottky Barrier Diode Compact Model with EDD, part 2



Zero recovery SiC CSD01060 forward characteristics test bench circuit: with  $Kt = 6.4$  (K/W) and the device temperature Temp in the range 75 to 200 degrees Celsius respectively.

Zero recovery SiC CSD01060 forward characteristics with parameter  $kt$  set at 6.4 K/W.

# FOSS Compact Model Pototyping with Verilog-A Equation-Defined Devices (VAEDD): Definition of VAEDD – the Extended Version of EDD

In the context of the style of compact modelling presented in this talk the new Non-linear multi-terminal modelling component named VAEDD is structually and functionally the same as an EDD.

However, It replaces an EDD with the body of a component consisting of compiled C++ code rather than a set of equations for modelling its function during simulation.

A VAEDD is computationally more efficient when compared to its equivalent EDD.

VAEDD C++ code can be generated using a Verilog-A to C++ module code compiler, for example the Automated Device Model Synthesizer (ADMS).

The following slides the outline the steps involved in developing compact models with both EDD and VAEDD contributions , concentrating on construction of VAEDD with the Qucs/Qucs-S and QucsStudio circuit simulation and modelling software.



# FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD): Prototyping the SiC Schottky Barrier Diode Model with VAEDD

The process of building a VAEDD is essentially very simple. Firstly, an EDD for a given specification is constructed and tested, see slide 6.

When it is working without bugs the Verilog-A equivalent module code is written, compiled to C++ code and attached to a suitable component symbol.

The schematic on slides 9 and 10 is identical to the schematic shown in slide 6 except that EDD:D3 and EDD:D4 have been replaced by manually written Verilog-A modules VAEDD1 and VAEDD2 respectively, compiled by QucsStudio, and labelled with component type code X.

The Verilog-A module code for the two replaced EDD are given in the inserts shown in slides 9 and 10 (here EDD:D3 becomes VAEDD:X5 and EDD:D4 becomes VAEDD:X1).


These are very similar in structure varying only by the number of device pins and *ln* entries.

Notice the use of the Verilog-A branch statement to simplify the module code. This is considered good practice and is recommended.

The compiled C++ VAEDD blocks can be easily generated using QucsStudio by simulating the EDD Verilog-A module code.

```

`include "disciplines.vams"
`include "constants.vams"
module VAEDD1(n3p, n3n, n2p, n2n, n1p, n1n);
inout n3p, n3n, n1p, n2p, n1n, n2n;
electrical n1p, n1n, n2p, n2n, n3p, n3n;
parameter real Kt = 6.4;
branch (n1p, n1n) B1;
branch (n2p, n2n) B2;
branch (n3p, n3n) B3;
analog begin
I(B1) <+ Kt*V(B3)*V(B2)*1e3;
end
endmodule
    
```



# FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD): Prototyping the SiC Schottky Barrier Diode Model with VAEDD, part 2

This process also links the compiled C++ module code to a software generated VAEDD symbol.



Passing higher level parameter values down the model hierarchy to VAEDD is done by equating parameter names to themselves in a VAEDD:Xn specification (for example  $D=D$  in VAEDD2).

The d.c.  $I_d/V_d$  data given below is similar to the set on slide 7 Except that they have been generated with the VAEDD version of the SiC Schottky barrier diode model with parameter  $Kt$  set to 0.0 K/W.

The differences between the two sets of plotted data imply that there are measurable variations in the diode d.c. characteristics with and without thermal feedback.

```

`include "disciplines.vams"
`include "constants.vams"
module VAEDD2(n2p, n2n, n1p, n1n);
inout n1p, n2p, n1n, n2n;
electrical n1p, n1n, n2p, n2n;
parameter real Is = 3e-15;
parameter real D = 2.95;
parameter real TempK = 300.0;
branch (n1p, n1n) B1;
branch (n2p, n2n) B2;
analog begin
I(B1) <+ Is*(pow(1.0+V(B2)/TempK, D));
I(B2) <+ V(B2);
end
endmodule
    
```



Zero recovery SiC CSD01060 forward characteristics with parameter  $kt$  set at 0.0 K/W

# FOSS Compact Model Pototyping with Verilog-A Equation-Defined Devices (VAEDD): Adding Dynamic Charge Properties to the SiC Schottky Barrier Diode Model with VAEDD

$$C_{dep} = \frac{dQ_{dep}}{dV_d(T)} = Area \cdot C_{j0} \cdot \left(1.0 - \frac{V_d(T)}{V_j}\right)^{-M}$$

For the operating voltage range  $V_d(T) < F_c \cdot V_j$  let the diode stored charge  $Q_{dep1}$  equal

$$\begin{aligned} Q_{dep1} &= C_d \cdot \int_0^{V_d(T)} \left(1.0 - \frac{V}{V_j}\right)^{-M} dV \\ &= \frac{C_d \cdot V_j}{1 - M} \cdot \left[1.0 - \left(1.0 - \frac{V_d(T)}{V_j}\right)^{1-M}\right] \end{aligned}$$

Similarly, for the voltage operating range  $V_d(T) \geq F_c \cdot V_j$

let the diode stored charge  $Q_{dep2}$  equal

$$\begin{aligned} Q_{dep2} &= C_d \cdot \left[ F1 + \frac{1}{F2} \int_{F_c \cdot V_j}^{V_d(T)} \left( F3 + \frac{M \cdot V}{V_j} \right) dV \right] \\ &= C_d \left[ F1 + \frac{1}{F2} \cdot Z1 \right] \end{aligned}$$

Where :


$$\begin{aligned} C_d &= Area \cdot C_{j0} \\ Z1 &= (F3 \cdot (V_d(T) - F_c \cdot V_j) + F4 \cdot Z0) \\ Z0 &= (V_d(T) \cdot V_d(T) - F5 \cdot F5) \\ F1 &= \frac{V_j}{1 - M} \cdot \left[1.0 - (1 - F_c)^{1-M}\right] \\ F2 &= (1 - F_c)^{1-M} \\ F3 &= 1 - F_c \cdot (1 + M) \\ F4 &= \frac{M}{2 \cdot V_j} \\ F5 &= F_c \cdot V_j \end{aligned}$$

$M$  is a grading coefficient,  $C_{j0}$  is the zero d.c. bias diode depletion capacitance,  $V_j$  is the junction potential And  $Area$  is the relative device area.



# FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD): Adding Dynamic Charge Properties to the SiC Schottky Barrier Diode Model with VAEDD, part 2

```
`include "disciplines.vams"
`include "constants.vams"
module VAEDD4(n1p, n1n);
inout n1p, n1n;
electrical n1p, n1n;
parameter real Cj0=111.88e-12;
parameter real M=0.39264;
parameter real Vj=0.54581;
parameter real Fc=0.5;
parameter real Area=1.0;
real F1, F2, F3;
branch (n1p, n1n) B1;
analog begin
@(initial_model)
begin
F1=(Vj/(1-M))*(1-pow(1-Fc,(1-M)));
F2=pow(1-Fc,(1+M));
F3=1-Fc*(1+M);
end
if (V(B1)<Fc*Vj)
begin
I(B1)<+ddt((Area*Cj0*Vj/(1-M))*(1-pow(1-V(B1)/Vj,
(1-M))));
end
else
begin
I(B1)<+ddt(Area*Cj0*F1+(Area*Cj0/F2)*(F3*(V(B1)-Fc*Vj)+
(M/(2*Vj))*(V(B1)*V(B1)-Fc*Fc*Vj*Vj)));
end
end
endmodule
```

SiC Schottky diode depletion capacitance modelled by a two terminal VAEDD: pins labelled *nd2* (*n1p*) and *nCATHODE* (*n1n*) connect to the same named pins in slides 9 and 10. The *Cdep(T)* VAEDD evaluates diode depletion capacitance at different d.c. voltage bias values and temperature  $T = TempK$ .



# FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD): Adding Dynamic Charge Properties to the SiC Schottky Barrier Diode Model with VAEDD, part 3




S parameter test bench for extracting SiC Schottky barrier diode parameters from small signal a.c. simulation.


The S parameter test bench shown above is capable of determining  $S[1, 1]$  from simulation and zero recovery SiC CSD01060 diode forward characteristics with parameter  $kt$  set at 0.0 K/W; extracting diode equivalent circuit parameters  $R_d$  and  $C_{j0}$  at temperature  $Temp$  K.

The d.c. bias voltage  $V$  d.c. is swept over the range -100 V to 0 V in order to check the variation of  $C_{dep}$  and  $R_d$ . The -100V to 0V bias voltage range ensures that the SiC Schottky barrier diode is reverse biased and that its small signal a.c. equivalent circuit simplifies to an impedance, where  $z = R_d - j/(2 \cdot \pi \cdot frequency \cdot C_{dep})$ .

Hence, after converting  $S[1, 1]$  to impedance  $z$ ,  $R_d$  can be found from  $real(z)$  and  $C_{dep}$  from expression  $-1/(imag(z) \cdot 2 \cdot \pi \cdot frequency)$ .





# FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD): Simulation of a SiC Schottky Barrier Diode Forward Recovery Time



In this test bench the SiC Schottky barrier diode, plus parasitic components  $L_s$  and  $C_g$  is turned from an ON state (2 A d.c forward bias) to an OFF state (0 V d.c bias) in a fraction of a nano second.

With the device transit time set at zero Seconds the observed diode recovery time should also approach zero seconds, being determined by the residual charge stored by  $C_{dep}$ . With  $C_{dep} \approx 100$  pF and  $R_d \approx 0.4 \Omega$  the turn-off time constant is roughly 40 ps, confirming the order of magnitude suggested by the  $I_d.I_t$  versus  $time(s)$  curve.



SiC Schottky barrier diode test bench for estimating zero forward recovery time from simulation data: the Schottky barrier diode is modelled with the compact model introduced in previous slides.



# FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD): Summary

- It is slightly over ten years since the EDD was introduced into the compact modelling repertoire. Although the EDD has been a very successful new modelling component, being widely used as a straightforward non-linear interactive prototyping element, it is characterised by slow simulation speed when compared to compiled C++ compact device models.
- This paper introduces a new extension to the EDD called a VAEDD that largely overcomes the EDD speed limitations.
- The VAEDD extension has an identical structure to the EDD but replaces its internal interpreted code with a Verilog-A module synthesized to C++, compiled and dynamically linked to the main body of circuit simulation code.
- In most respects a VAEDD can be considered to be a very small Verilog-A compact model that is built around the EDD pin layout and a prescribed internal code template.
- By adopting this arrangement for the VAEDD extension to the EDD it becomes possible to develop a new compact device model using EDD, and indeed other simulation components, then to replace one or more EDD with an equivalent number of VAEDD if better overall model performance is required.