Items where Author is "Bucher, Matthias"

Group by: Item Type | No Grouping
Number of items: 4.

Article

Grabinski, Wladek, Pavanello, Marcelo, De Souza, Michelly, Tomaszewski, Daniel, Malesinska, Jola, Głuszko, Grzegorz, Bucher, Matthias, Makris, Nikolaos, Nikolaou, Aristeidis, Abo-Elhadid, Ahmed, Mierzwinski, Marek, Lemaitre, Laurent, Brinson, Mike, Lallement, Christophe, Sallese, Jean-Michel, Yoshitomi, Sadayuki, Malisse, Paul, Oguey, Henri, Cserveny, Stefan, Enz, Christian, Krummenacher, François and Vittoz, Eric (2019) FOSS EKV2.6 at GitHub. Arbeitskreis Modellierung von Systemen und Parameterextraktion ( Modeling of Systems and Parameter Extraction Working Group).

Brinson, Mike, Grabinski, Wladek, Pavanello, Marcelo, De Souza, Michelly, Tomaszewski, Daniel, Malesinska, Jola, Głuszko, Grzegorz, Bucher, Matthias, Makris, Nikolaos, Nikolaou, Aristeidis, Abo-Elhadid, Ahmed, Mierzwinski, Marek, Lemaitre, Laurent, Lallement, Christophe, Sallese, Jean-Michel, Yoshitomi, Sadayuki, Malisse, Paul, Oguey, Henri, Cserveny, Stefan, Enz, Christian, Krummenacher, François and Vittoz, Eric (2019) FOSS EKV2.6 Verilog-A Compact MOSFET Model. Proceedings of ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC). pp. 190-193. ISSN ISBN: 978-1-7281-1539-9

Grabinski, Wladek, Brinson, Mike, Nenzi, Paolo, Lannutti, Francesco, Makris, Nikolaos, Antonopoulos, Anglos and Bucher, Matthias (2014) Open source circuit simulation tools for RF compact semiconductor device modelling. International Journal of Numerical Modelling: Electronic Networks, Devices, Networks and Fields: Special Issue: Modelling of High‐Frequency Silicon Transistors (Invited paper), 27 (5-6). pp. 761-779. ISSN 0894-3370

Conference or Workshop Item

Grabinski, Wladek, Scholz, Rene, Verley, Jason, Keiter, Eric R., Vogt, Holger, Warning, Dietmar, Nenzi, Paolo, Lannutti, Francesco, Salfelder, Felix, Davis, Al, Brinson, Mike, Virdee, Bal Singh, Torri, Guilherme B., Tomaszewski, Daniel, Bucher, Matthias, Sallese, Jean-Michel, Muller, Markus, Kuthe, Pascal and Krattenmacher, Mario (2024) FOSS CAD for the compact Verilog-A model standardization in Open Access PDKs. In: 2024 8th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), 03-06 March 2024, Bangalore, India.

This list was generated on Sat Dec 21 22:15:13 2024 UTC.