FOSS EKV2.6 Verilog-A Compact MOSFET Model

Brinson, Mike, Grabinski, Wladek, Pavanello, Marcelo, De Souza, Michelly, Tomaszewski, Daniel, Malesinska, Jola, Głuszko, Grzegorz, Bucher, Matthias, Makris, Nikolaos, Nikolaou, Aristeidis, Abo-Elhadid, Ahmed, Mierzwinski, Marek, Lemaitre, Laurent, Lallement, Christophe, Sallese, Jean-Michel, Yoshitomi, Sadayuki, Malisse, Paul, Oguey, Henri, Cserveny, Stefan, Enz, Christian, Krummenacher, François and Vittoz, Eric (2019) FOSS EKV2.6 Verilog-A Compact MOSFET Model. Proceedings of ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC). pp. 190-193. ISSN ISBN: 978-1-7281-1539-9

This is the latest version of this item.

FOSS_EKV26_Draft.pdf - Accepted Version

Download (1MB) | Preview

Abstract / Description

The EKV2.6 MOSFET compact model has had a considerable impact on the academic and industrial community of analog integrated circuit design, since its inception in 1996. The model is available as a free open-source software (FOSS) tool coded in Verilog-A. The present paper provides a short review of foundations of the model and shows its capabilities via characterization and modeling based on a test chip in 180 nm CMOS fabricated via Europractice.

Item Type: Article
Uncontrolled Keywords: EKV2.6 model; compact/SPICE model; Verilog-A
Subjects: 600 Technology > 620 Engineering & allied operations
Department: School of Computing and Digital Media
Depositing User: Mike Brinson
Date Deposited: 26 Nov 2019 11:27
Last Modified: 18 Oct 2022 09:46

Available Versions of this Item

  • FOSS EKV2.6 Verilog-A Compact MOSFET Model. (deposited 26 Nov 2019 11:27) [Currently Displayed]


Downloads per month over past year

Downloads each year

Actions (login required)

View Item View Item