#### Equation-Defined Template and Synthesis Driven Compact Modelling of Semiconductor Devices

Mike Brinson<sup>1</sup>, mbrin72043@yahoo.co.uk.

<sup>1</sup>Centre for Communications Technology, London Metropolitan University, UK



Presented at IEEE EDS Distinguished Lecturer Mini-Colloquium on "Nanoelectronics - Technology, Design and Modelling" held at Rzeszów, Poland, on June 26, 2019.

- Current rapid developments in new semiconductor materials, device structures and circuit design techniques have intensified the need for improved circuit simulation and data analysis tools.
- For greatest impact on the compact modelling community these tools should be freely available, preferable under the FOSS licence.
- This presentation outlines a number of current trends in compact device modelling based on FOSS circuit simulation and device modelling packages, particular reference is made to interpreted and compiled Equation-Defined template and synthesis driven modelling techniques.
- All the circuit simulation software and compact modelling tools described are freely available for download from the Internet as either binary or source code packages. [A list of Internet Web addresses is given at the end of the presentation slides.]



#### Established Compact Device Modelling and Circuit Simulation Tools

		1	
Simulator	Simulation and output commands	Components/models	Modelling features
Berkeley SPICE	.OP, .DC, .TF, .AC, .TRAN, .NOISE., .DISTO, .PZ, .SENS, .SAVE, .PRINT, .PLOT, .FOUR, .SUBCKTENDS Berkeley Nutmeg simulation data post processor.	R, C, L, M, S, W, V, I, T, LTRA, U, URC, D, BJT, J, M, Z, B	1. Fully expanded circuits, 2. Subcircuits <sup>A</sup> , 3. Macromodels <sup>B</sup> , 4. C compiled code models <sup>C</sup> .
Qucs	DC, AC, transient, harmonic balance <sup>0</sup> , Parameter sweep, equations, S-parameter analysis, Qucs and Octave post simulation data processors. Noise analysis. Optimization.	Similar to Berkely SPICE plus RF component and device models, VHDL and Verilog Digital models.	1., 2. and 3. the same as SPICE, 4. EDD and RFEDD behavioural modelling 5. Verilog-A code models <sup>E</sup> .
QucsStudio	DC, AC, transient, harmonic balance (including large signal AC and noise), equations, 5 parameter analysis, Ques and Octave post simulation data processors, Parameter sweep, transient shooting method periodic steady- state simulation, Monte Carlo analysis	Similar to Berkely SPICE plus RF component and device models, VHDL and Verliog Digital models. Communication system models	1., 2. and 3. the same as SPICE, 4. EDD and RFEDD behavioural modelling 5. Verilog-A and C++ code models <sup>E</sup> .

#### NOTES

- A : Linear and non-linear device models based on subcircuits.
- B: Linear and non-linear device models constructed from existing component models.
- C: SPICE C code model API.
- D: Incomplete single tone Harmonic Balance simulation feature.
- E : ADMS Verilog-A compact modelling feature with "Turn-key" capabilities.



#### Qucs-S: A Qucs Fork for Compact Device Modelling and Circuit Simulation



NOTES:

- 1. Qucs-S allows the selection of the simulation engine to use.
- 2. Available simulation components depends on the simulation engine chosen.
- 3. Users may select either Qucs-S or Octave post-processing of simulator data.



# Merging Qucs-S, QucsStudio and Xyce/MAPP/VAPP/VAlint Verilog-A Compact Modelling Tools



1. Qucs-S allows the selection of the simulation engine to use.

0 - X

- 2. Available simulation components depends on the simulation engine chosen.
- 3. Users may select either Qucs-S or Octave post-processing of simulator data.
- 4. Berkeley MAPP/VAPP and VaLint requires that Octave 4.0 or greater is installed.



#### IC-CAP model files can be converted to Qucs data sets ange of component models, plus S parameter analysis immediate vectors [v1, v2, ..] and matrices [m1, m2, ..] Added more basic component and device C++ models Using ADMS to translate Verilog-A device models into analog and digital subcircuits. SPICE file components. C++ code. Implemented subcircuits with parameters. Updates, bug fixes and overall improvements, including Updates, bug fixes and overall improvements, including mplemented FEDD nonlinear multi-port and two port Added more libraries, device models and functions to mproved range of component models plus equation Limited circuit simulatorcapabilities with a restriced defined "equation" blocks with a range of numerical DC, AC, TRAN, NOISE, S parameterand limited devices EDD. Component library can now contain New functions added to equation solver, including Implemented ADMS Verilog-A "turn-key" compact Support for MATLAB/Octave connection to Qucs June 2004 to Jan. 2006: releases 0.0.2 to 0.0.8 Fundamental ADMS 2.3.0 features available. Support for symbolically component defined Qucs. Added parameter sweep to simulation. 2011 to 2018: Ques 0.0.17 to 0.0.19 released General improvement in simulation features. May 2006 to Sept. 2006: release Qucs 0.0.9 Added more component and device models Added a range of Verilog-A models to Qucs Harmonic Balance simulation (single tone). Component and device library manager. Jan. 2019: Qucs 0.0.20-rc1 released Dec. 2011 Qucs initial release 0.0.1 March 2007: released Qucs 0.0.11 March 2011: released Qucs 0.0.16 Sept. 2006: released Qucs 0.0.10 June 2007: released Qucs 0.0.12 Dec. 2007: released Qucs 0.0.13 April 2008: released Qucs 0.0.14 April 2009: released Qucs 0.0.15 a large number of RF features. a large number of RF features. Current release for testing. Extensive bug fixes. modelling system. functions. devices. Qucs

# QucsStudio Timeline 2003 to 2018, Listing Primary Compact Modelling Development





Simulator	Simulation and output commands	components/models	Modelling features
Xyce 6.10 (2018)	AC, DATA, DC, DCVOLT END, ENDS, FOUR, FUNC GLOBAL-PARAM, HB, IC, INC, LIB, MEASURE, MODEL NODESET, NOISE, OP, OPTIONS PARAM, PRINT, RESULT, SAMPLING SAVE, SENS, STEP, SUBCIR, TRAN	C, L, R, K, D, I, V, E, F, G, H B, Q, J,Z,M, LTR, S, SW, T Y, U, X, ADMS/VERILOG-A MODELS	Analogue behavioural modelling. Homotopy and continuation models. TCAD (PDE Dvices) simulation
WRspice 4.3.9 (2019)	.DC, .DC SWEEP, AC, NOISE TRANSFER FUNCTION, .TRAN OPERATING RANGE, MONTE CARLO	C, L, R, K, S, SW, V, E, H, G, B, Q, D, J, Josephson Junction, MOSFET, MESFET, Run-time loadable Verilog-A models	Xic/WRspice interface with graphical schematic editor Powerful grahical plotting facility Powerful scripting langage and interpreter Digital Verilog parser and language extensions for mixed mode simulaton CMC QA validation Extended precision arithmatic



### $\mathsf{Qucs}/\mathsf{QucsStudio}$ Compact Device Modelling Capabilities: CDM1 to CDM5 and DES1 to DES2





# $\mathsf{Qucs}/\mathsf{QucsStudio}$ Modelling Examples: 1. buit-in components, 2. FEDD models

• With fundamental built-in component models



• With Frequency Equation-Defined Device (FEDD) Models



# Building Compact Device Models with Qucs/Qucs-S/Qucsstudio: Compact Device Modelling with Equation-Defined Devices (EDD) - Part 1



 $\begin{array}{l} Q = Q(V,I), \ C = dQ/dV = \partial Q(V)/\partial V + \partial Q(I)/\partial I \cdot g, \ \text{where} \\ \text{the current flowing in branch } n \ \text{is } I_n = I(V_n) + d/dt(Q_n), \ \text{and} \ 1 <= n <= 20. \end{array}$ 

- EDD is a multiterminal nonlinear component with branch currents that can be functions of EDD branch voltage, and stored charge that can be a function of both EDD branch voltages and currents
- · EDD is similar, but more advanced to the SPICE 3f5 B type I or V controlled sources
- EDD can be combined with conventional circuit components and Qucs-S equation blocks when constructing compact device models and subcircuit macromodels
- EDD is an advanced component, allowing users to construct prototype experimental models from a set of
  equations derived from physical device properties
- · EDD operator d/dt is undertaken internally by Qucs-S
- Qucs-S EDD can have a maximum of 20 two terminal branches



## Building Compact Device Models with Qucs/Qucs-S/QucsStudio EDD - Part 2 $\,$



#### EDD blocks



### Building Compact Device Models with Qucs/Qucs-S/QucsStudio EDD - Part 3 $\,$





# Building Compact Device Models with $\mathsf{Qucs}/\mathsf{Qucs}\mathsf{-}\mathsf{S}/\mathsf{Qucs}\mathsf{Studio}\ \mathsf{EDD}$ - Part 4



X9 ---> nq (69), X13 ---> qD, qS (72, 73) X8 ---> Xf, Xr (70, 71), X14 ---> ql, qB (74, 75)

X10 --> I1 = ddt(Qdb), I2 = ddt(Qgb), I3 = ddt(Qsb) (76, 77, 78)

EKV 2.6 model equations in (...), from

Matthias Bucher et al., The EPFL-EKV MOSFET Model Equations for Simulation, Technical Report, Model Version 2.6, June 1997,

Electronics Laboratories, Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland.



### Building Compact Device Models with Qucs/Qucs-S/QucsStudio EDD - Part 5 $\,$





### Building Compact Device Models with Qucs/Qucs-S/QucsStudio - the Combined Intrinsic and Extrinsic EDD Long Channel Model





### Building Compact Device Models with Qucs/Qucs-S/QucsStudio - Extraction of Ispecific





### Building Compact Device Models with Qucs/Qucs-S/QucsStudio - Extraction of VP and Estimation of N



X - Q

### Building Compact Device Models with Qucs/Qucs-S/QucsStudio - Schematic to Verilog-A Link





# Building Compact Device Models with Qucs/Qucs-S/QucsStudio - Verilog-A EDD Style Template





# Building Compact Device Models with Qucs/Qucs-S/QucsStudio - Verilog-A Equation Style Template





### Building Compact Device Models with $\mathsf{Qucs}/\mathsf{Qucs}\mathsf{-}\mathsf{S}/\mathsf{Qucs}\mathsf{Studio}$ - Relative Model Timing

# $\begin{array}{c} Pr1 \\ \hline Pr1 \\ \hline Pr2 \\ nG \\ \hline Pr2 \\ nO \\ \hline Pr2 \\ \hline Pr2 \\ nO \\ \hline Pr2 \\ \hline$





3

# Building Compact Device Models with Qucs/Qucs-S/QucsStudio - Verilog-A Dynamic Charge Current Contributions to Equation Style Template



endmodule



- Verilog-A is a case sensitive language.
- Comments: (1) single line comments start with II,
  - (2) block comments begin with I\* and end with \*I
- Identifiers are sequences of letters, digits, dollar signs '\$' and the underscore '\_'; the first letter of an identifier must not be a digit.
- Qucs/ADMS version 2.34 keywords: parameter, aliasparameter, aliasparam, module, endmodule, function, endfunction, discipline, potential, flow, domain, ground, enddiscipline, nature, endnature, input, output, inout, branch, analog, begin, end, if, while, case, endcase, default, for, else, integer, real, string, from, exclude, inf, INF.
- Compiler directives: `define, `undef, `ifdef, `else, `endif, `include.
- · Data types: integers, reals and strings.
- Predefined constants in "constants.vams": `M\_PI, `M\_TWO\_PI, `M\_PI\_2, `M\_PI\_4, `M\_1\_PI, `M\_2\_PI, `M\_2\_SQRTPI, `M\_E, `M\_LOG2E, `M\_LOG10E, `M\_LN2, `M\_LN10, `M\_SQRT2, `M\_SQRT1\_2, `P\_Q, `P\_C, `P\_K, `P\_H,`P\_EPS0, `P\_U0, `P\_CELSIUS0.
- Variables are named objects that contain a value of a particular type. They are initialised to zero or uknown. They retain their value until changed by an assignment statement.



#### Qucs/Qucs-S/QucsStudio Basic Verilog-A subset - Part 2

- Parameters are declared with statements of the form: parameter integer size=16; parameter real period = 1.0 from (0:inf); parameter integer dir = 1 from [-1:1] exclude 0;
- · Verilog-A natures and disciplines ae listed in file "disciplines.vams"
- · Port, net and node examples in Verilog-A:

module amp(out1, in1); input in1; output out1; electrical out1, in1;

- Branches are declared with statement branch (n1,n2) b1;
- Signal access function examples: V(n2), I(n), V(b1), I(b1), V(n,m), I(n,m)
- Current contribution examples:

I(diode) <+ Is\*(limexp(V(diode)/\$vt)-1);

I(diode) <+ ddt(-2\*cj0\*phi\*sqrt(1-V(diode)/phi));

- Qucs/ADMS allows an extensive range of Verilog-AMS operators and mathematical functions.
- Environmental Functions: **\$temperature**, **\$vt**, **\$strobe**, **\$finish**, **\$given**, **\$parameter\_given**.
- Analogue operators: @(initial\_step), @(final\_step), @(initial\_model), @(initial\_instance).





#### Qucs/Qucs-S/QucsStudio Basic Verilog-A subset - Part 4

- Although Verilog-A is standardised, published versions of ADMS implement different subsets of verilog-A.
- Simulator interface facilities may vary: for example \$strobe is replaced/added to by \$error and \$warning in QuesStudio.
- The inclusion mechanism for Verilog-A predefined constants, natures and discipines files can change from simulator to simulator: for example use of `include constants.h and `include disciplines.h by SymicaDE.
- Parameter statement descriptive elements vary significantly amoung circuit simulator implementations: for example Qucs and QucsStudio use `attr(info = "description"), or `attr(desc="description") and unit="value" other simulators use`P(......).
- Verilog-A compact modelling extensions: special features taylored to compact device modelling have been added to the MOT-ADMS 2.30 software, including desc, unit, Sparameter\_given, Sgiven, aliasparameter and string type in parameters. In addition the function ddx is now adopted in the language standard, where ddx takes a variable and a node potential (for example gm = ddx(lds,V(g));) and returns the symbolic partial derivative of the variable with respect to the node potential, holding all other potentials constant. Qucs and QucsStudio implement these extensions but other circuit simulators may not.
- Each circuit simulator uses one or more backend XML script files for C++ code generation and model interfacing to the main body of C++ code: as these XML scripts are specific to each simulator API there are likely to be differences in the C++ model generated. One example being electrical noise: Verilog-A statements white\_noise(pwr, <name>), flicker\_noise(pwr, <exp>,<name>) are implemented in Qucs and QucsStudio but not, for example, in ngspice.
- · In addition to the above are the results from new types of circuit simulation, like for example
- · Harmonic Balance, correct or not?



#### Qucs/Qucs-S/QucsStudio Basic Verilog-A subset - Part 5





 $\mathsf{Qucs}\text{-}0.0.21\text{-}\mathsf{S}$  includes the  $\mathsf{Qucs}$  GPL Verilog-A synthesis tool for compact device modelling.

- The Qucs-0.0.21-S Verilog-A synthesizer is a fully working version of this new open source ECAD tool.
- Verilog-A device models and circuit macromodels can be synthesized from the following Qucs/SPICE built in components:





#### Introduction to the Qucs-S GPL Verilog-A Module Synthesizer: Part 2

Structure:





#### Data flow through the Qucs GPL compact device modelling tool set.





Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS  $I_{ds} = f(V_d, V_g, V_s, V_b)$  model for a transistor operating in long channel mode.



Qucs EDD EKV2p6 lds=f(Vd, Vg, Vs, Vb) model

Synthesized EKV2p6 lds=f(Vd, Vg, Vs, Vb) Verilog-A code



#### Introduction to the Qucs-S GPL Verilog-A Module Synthesizer: Part 5

Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS  $I_{ds} = f(V_d, V_g, V_s, V_b)$  swept DC simulation data.

1 - 2



33 / 47









#### EKV 2.6 Simulation Examples - Part 3: AC noise





#### EKV 2.6 Simulation Examples - Part 4: TRAN





### EKV 2.6 Simulation Examples - Part 5: TRAN Shooting Method Small Signal Input





### EKV 2.6 Simulation Examples - Part 6: TRAN Shooting Method Large Signal Input





#### EKV 2.6 Simulation Examples - Part 7: Monte Carlo Analysis





40 / 47





### EKV 2.6 Simulation Examples - Part 9: EKV 2.6 Intrinsic Verilog-A Model Harmonic Balance (HB) Simulation









#### EKV 2.6 Parameter extraction - Part 2: Using Optimization





### The Way Forward - Possible improvements to FOSS Compact Modelling and Simulation Tools

- This presentation has attempted to introduce the fundamental principles of compact device modelling using the Verilog-A hardware description language distributed with the Ques series of compact modelling and simulation tools. In the limited time available only a selection of the most important topics have been included. Compact device modelling using FOSS tools is still very much in its infancy. Future developments are likely concentrate on:
  - An evaluation of the current limitations of the ADMS Verilog-A software and it's implementation in FOSS circuit simulators.
  - Development of improved and new Verilog-A compact models for existing semiconductor devices and emerging technologies.
  - The development of compact model parameter extraction procedures based on measurements ( using low cost measuring instruments - Digilent Analog Discovery 2 and Analog Devices ADALM1000 and ADALM2000)
  - Add an electromagnetic simulator to the FOSS Ques based tools.



#### FOSS circuit Simulation and Compact Modelling software - Web Home Page Links

**QucsStudio** http://www.dd6um.darc.de/QucsStudio/qucsstudio.html; Download Windows version QucsStudio-2.5.7.zip from http://www.dd6um.darc.de/QucsStudio/download.html.

**Qucs-S**: Qucs-S: Qucs with SPICE - https://ra3xdh.github.io/; Download - version (Linux or Windows) as required from home page.

 $Ngspice: \ http://ngspice.sourceforge.net/; Download - version (Linux or Windows) as required from home page.$ 

 $\textbf{Xyce:}\ https://xyce.sandia.gov/; Download - version (Linux, Windows or Mac) as required from home page.$ 

**WRspice**: http://wrcad.com/wrspice.html; Download - version (Linux or Windows) as required from home page.



#### References

- Jahn S., and Brinson M., Interactive compact device modelling using Qucs equation defined devices, International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, September/October 2008, 21(5), pp 335-349, DOI:10.1002/jnm.676.
- Brinson M., and Jahn, Qucs: A GPL software package for circuit simulation, compact device modeling and circuit macromodeling from DC to RF and beyond, International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, July/August 2009, 22(4), pp 207-319, DOI:10.1002/jnm.702.
- Mike Brinson and Michael Margraf, Verilog-A compact semiconductor device modelling and circuit macromodelling with the QucsStudio-ADMS "Turn-Key" modelling system, International journal of Microelectronics and Computer Science, Vol. 3, No. 1, pp. 32-40, Jan. 2012. ISSN 2080-8755
- Wladek Grabinski, Mike Brinson, Paolo Nenzi, Francesco Lannutti, Nikolaos Makris, Angelos Antonopoulos and Matthias Bucher, Open-source circuit simulation tools for RF compact semiconductor device modelling, International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, Volume 27, Issue 5-6, September- December 2014, Pages: 761–779, DOI:10.1002/jnm.1973.
- Mike Brinson and Vadim Kuznetsov, A new approach to compact semiconductor device modelling with Ques Verilog-A analogue module synthesis, International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, Volume 29, Issue 6 November-December 2016, Pages 1070–1088, DOI: 10.1002/jnm.2166.
- Mike Brinson and Vadim Kuznetsov, Extended behavioural device modelling and circuitsimulation with Qucs-S, International Journal of Electronics, Published online on 29 July 2017. http://dx.doi.org/10.1080/00207217.2017.1357764.

