

Qucs Equation-Defined Device modelling with a Verilog-A Prototyping Platform

Mike Brinson ¹, mbrin72043@yahoo.co.uk.

Vadim Kuznetsov ², ra3xdh@gmail.com

Wladek Grabinski ³, wladek@mos-ak.org

¹**Centre for Communications Technology, London Metropolitan University, UK**

²**Bauman Moscow Technical University, Russia**

³**MOS-AK (EU)**

Presented at the 8th International MOS-AK Workshop, Washington DC,
December 9 2015




Qucs: An introduction to the new simulation and compact device modelling features implemented in release 0.0.19/0.0.19S of the popular GPL circuit simulator

- Qucs-0.0.19/S structure: overview, spice4qucs initiative tasks and main features
- Compact modelling with Qucs, ngspice, and Xyce
 - EDD support: Current and charge equations
 - B-type SPICE sources
 - Harmonic balance simulation with Xyce and Qucs compact models
- Parametrization features and ngnutmeg scripting introduced with spice4qucs
- Introduction to the Qucs subcircuit to Verilog-A module synthesizer
- Plans for future



Qucs-0.0.19/S structure diagram for simulation and compact device modelling




Overview of spice4qucs structure: – features and current Qucs-0.0.19S version

Spice4qucs features:

- Correct known weaknesses observed with the current Qucs simulation engine qucsator
- Provide Qucs users with a choice of simulator selected from qucsator, ngspice and Xyce
- Extend Qucs subcircuit, EDD, RFEDD and Verilog-A device modelling capabilities
- Access to the additional simulation tools and extra component and device models provided by ngspice and Xyce
- Mixed-mode analogue-digital circuit simulation capability using Qucs/ngspice/XSPICE simulation

Qucs-0.0.19/S:

- Ngspice, Xyce (both serial and parallel) support
- Basic simulations support (.DC, .AC, .TRAN)
- Advanced simulation support (.FOUR, .DISTO, .NOISE, .HB)
- Semiconductor devices with full SPICE specifications
- Qucs equations, parametrization (.PARAM), and ngnutmeg script support
- Custom ngspice simulation – User controlled simulation based on ngnutmeg scripts
- Qucs subcircuit to Verilog-A module synthesizer support




Compact modeling with Qucs and ngspice/Xyce: Part I – Current equation support

Consider tunnel diode model represented by

$$I = I_s \left(e^{\frac{V}{\varphi_T}} - 1 \right) + I_v e^{k(V - V_v)} + I_p \cdot \frac{V}{V_p} e^{\frac{V_p - V}{V_p}} \quad (1)$$

With spice4qucs, Qucs EDD charge components can be represented by B-type ngspice/Xyce current sources:




Compact modelling with Qucs and ngspice/Xyce: Part II – Charge equation approach

Nonlinear capacitance current expressed as a function of device voltage can be written as:

$$I = \frac{dQ}{dt} = \frac{d}{dt} CV \quad (2)$$

As Xyce and ngspice appear not to support the diff() operator an electrical equivalent circuit is needed to model capacitor charge equations:


- Nonlinear capacitance equivalent circuit:



Compact modelling with Qucs and ngspice/Xyce: Part III – Charge equations usage example


- In this example a nonlinear capacitance is simulated with ngspice and Xyce:

$$Q = C_1 V + \frac{C_2 V^2}{2} + \frac{C_3 V^3}{3} + \dots + \frac{C_N V^N}{N} \quad (3)$$




Compact modeling with Qucs and ngspice/Xyce: Part IV – B-type source usage for compact modelling

- Qucs 0.0.19/S introduces a new component: SPICE-compatible equation defined voltage or current sources (SPICE B-type source). The B-type sources allow straight forward construction of compact device models:





Compact modeling with Qucs and ngspice/Xyce: Part V – NPN BJT compact model used for Harmonic balance analysis of a one-stage BJT amplifier

- Spice4qucs and Xyce allow large signal steady state AC Harmonic Balance simulation, for example the simulation of an experimental NPN BJT compact macromodel:



Compact modelling with Qucs and ngspice/Xyce: Part VII – XSPICE macromodels usage

- Qucs-0.0.19/S allows embedding of SPICE netlist models in Qucs libraries
- An example application of this feature is show below
 - Direct simulation of SPICE defined components
 - XSPICE macromodel usage
- LM358 XSPICE macromodel usage example (noninverting amplifier):




LM358 XSPICE macromodel

```
.SUBCKT LM358 1 2 3 4 5
*
C1 11 12 5.544E-12
C2 6 7 20.00E-12
DC 5 53 DX
DE 54 5 DX
DLP 90 91 DX
DLN 92 90 DX
DP 4 3 DX
EGND 99 0 POLY(2) (3.0) (4.0) 0 .5 .5
FB 7 99 POLY(5) VB VC VLP VLN 0 15.91E6
+ -20E6 20E6 20E6 -20E6
GA 6 0 11 12 125.7E-6
GCM 0 6 10 99 7.067E-9
IEE 3 10 DC 10.04E-6
HLM 90 0 VLIM 1K
Q1 11 2 13 QX
Q2 12 1 14 QX
R2 6 9 100.0E3
RC1 4 11 7.957E3
RC2 4 12 7.957E3
RE1 13 10 2.773E3
RE2 14 10 2.773E3
REE 10 99 19.92E6
R01 8 5 50
R02 7 99 50
RP 3 4 30.31E3
VB 9 0 DC 0
VC 3 53 DC 2.100
VE 54 4 DC .6
VLIM 7 8 DC 0
VLP 91 0 DC 40
VLN 0 92 DC 40
.MODEL DX D(I5=800.0E-18)
.MODEL QX PNP(I5=800.0E-18 BF=250)
.ENDS
```

Qucs equation support in spice4qucs

An example for evaluating the total S , active P , and reactive Q power in an RC passive electrical network:


$$S = \text{abs}(U \cdot \bar{I}) \quad P = \Re[U \cdot \bar{I}] \quad Q = \Im[U \cdot \bar{I}] \quad (4)$$



SPICE style parametrization and ngnutmeg postprocessor usage implemented by spice4qucs

The following Qucs "equation" style icons introduce model parametrization and simulation data postprocessing:

- SPICE .PARAM section icon
- ngnutmeg equation icon






Auto-generated Ngspice netlist

```
* Qucs 0.8.19 /home/vvk/.qucs/RCLsp_par.sch
.PARAM Rd = 30
.PARAM f = 8e6
.PARAM Cs = 40e-12
.PARAM Ls = {1/(4*(4*atan(1))**2*f**2*Cs)}
L1 _net0 _net1 {Ls}
C1 _net1 out {Cs}
VPr1 in _net0 DC 0 AC 0
V1 in 0 DC 0 SIN(0 1 7.5MEG 0 0) AC 1
R1 0 out {RD}
.control
set filetype=ascii

AC LIN 500 1MEG 10MEG
let K = v(out)/v(in)
let Pwr = v(in)*VPr1#branch
write RCLsp_par_ac.txt v(in) v(out) K Pwr
destroy all
reset

exit
.endc
.END
```

New analysis-simulation types implemented with spice4qucs: SPICE small signal distortion, SPICE small signal AC domain and large signal time domain noise, and SPICE Fourier analysis




Ngspice custom simulation techniques: Part I – Main features


Main features:

- Embedding user defined ngnutmeg scripts in a Qucs schematic
- Full ngnutmeg operator and function support
- User defined variables for plotting simulation data
- User defined raw ASCII SPICE3f5 style output


- Ngnutmeg script editing dialogue:



Ngspice custom simulation technique: Part II – Application example: Monte-Carlo simulation controlled via a ngnutmeg script



Ngspice
custom simulation



```
CUSTOM1
SpiceCode=
set filetype=ascii
let mc_runs = 5
let run = 0

define nom(rvar) (nom + (nom*rvar) * sunif(0))
define aumif(nom, avar) (nom + avar * sunif(0))
define gauss(nom, rvar, sig) (nom + (nom*rvar)/sig * sgauss(0))
define agauss(nom, avar, sig) (nom + avar/sig * sgauss(0))
define limit(nom, avar) (nom + ((sgauss(0) >= 0) ? avar : -avar))


dowhile run < mc_runs $ loop starts here
    *
    *
    *
    alter c1 = unif(1e-09, 0.1)
    alter l1 = unif(1e-06, 0.1)
    alter c2 = unif(1e-09, 0.1)
    alter l2 = unif(1e-06, 0.1)
    alter l3 = unif(40e-06, 0.1)
    alter c3 = limit(250e-12, 25e-12)
    *
    ac oct 100 250K 4Meg
    set run ="$&run" $ create a variable from the vector

    let K = db(v(out))
    write MonteCarlo_ac.txt v(out) K
    set appendwrite
    let run = run + 1
end $ loop ends here
```

Introduction to the Qucs GPL Verilog-A module synthesizer: Part I


Qucs-0.0.19S includes the first release of a GPL Verilog-A synthesis tool for compact device modelling.

- The Qucs-0.0.19S Verilog-A synthesizer is a basic working version of this new open source ECAD tool.
- It is for test purposes: bugs are likely and it may not be very stable.
- Generated synthesized Verilog-A code is relatively basic and has to be optimized manually for speed. However, it is expected that in the future its operation will improve as development of the Qucs synthesizer progresses.
- Circuits and Verilog-A synthesized models can be constructed from the following Qucs/SPICE built in components:




Introduction to the Qucs GPL Verilog-A module synthesizer: Part II

Structure:



Introduction to the Qucs GPL Verilog-A module synthesizer: Part III

Data flow through the Qucs GPL compact device modelling tool set.



Introduction to the Qucs GPL Verilog-A module synthesizer: Part IV

Synthesis of a SPICE like compact semiconductor diode model: static I_d and dynamic capacitance model plus synthesized Verilog-A module code.

EDDdiode21
Area=1
Is=1e-14
Rs=0.1
N=1
Temp=26.85
Vj=1.0
Fc=0.5
M=0.5
Cj0=1e-12
Tl=1e-12

Equation
Eqn1
RMAX=1e15
 $Vt=(k^B(Temp+273.15))/q$
 $Con=5^N*Vt$
 $Con2=Fc*Vt$
 $F1=(Vj/(1-M))^{(1-exp((1-M)*ln(1-Fc)))}$
 $F2=exp((1+M)*ln(1-Fc))$
 $F3=1-Fc^{(1+M)}$

D1
 $I1 = Area*Is*(Imexp(V1/(N*Vt))-1)$
 $Q1 = (V1 < Con2) ? Tt*V2 + Area*(Cj0*Vj/(1-M))^{(1-exp((1-M)*ln(1-V1/Vt)))} : Tt*V2 + Area*Cj0*(F1+(1/F2)*(F3*(V1-Fc*Vj)+(M*(2^Vj)))*(V1*V1-Fc*Fc*Vj))$
 $I2=0$
 $Q2=0$

Click on File tab

Build Verilog-A module from subcircuit


Diagram showing the subcircuit model for the diode. It consists of a diode symbol connected between a Panode and a Pcatheode. A resistor R2 is connected between the Panode and the Pcatheode. A voltage source SRC1 is connected between the Panode and the Pcatheode. A capacitor Cj0 is connected between the Panode and the Pcatheode. A resistor R1 is connected between the Pcatheode and ground. The Pcatheode terminal is also labeled as n3.

Diode subcircuit EDDdiode2.sch

```
include "disciplines.vams"
include "constants.vams"
module EDDdiode2(Panode, Pcatheode);
  inout Panode, Pcatheode;
  electrical Pcatheode, n2, n1, Panode, n4, n3;
  parameter real Area=1; parameter real Is=1e-14;
  parameter real Rs=0.1; parameter real N=1;
  parameter real Temp=26.85; parameter real Vj=1.0;
  parameter real Fc=0.5; parameter real M=0.5;
  parameter real Cj0=1e-12; parameter real Tl=1e-12;
  real RMAX, Vt, Con1, Con2, F1, F2, F3;
  analog begin
    @initial_model
    begin
      RMAX=1e15; Vt="P_K(Temp+273.15)/P_Q";
      Con1=5^N*Vt; Con2=Fc*Vt;
      F1=(Vj/(1-M))^{(1-exp((1-M)*ln(1-Fc)))}; F2=exp((1+M)*ln(1-Fc));
      F3=1-Fc^{(1+M)};
    end
    l(Pcatheode,n2) <-> V(Pcatheode,n2)/RMAX;
    l(n1,Panode) <-> V(n1,Panode)/(Rs);
    l(n1,Panode) <-> white_noisel(4.0^P_K(Temp+26.85 + 273.15) / (Rs), "thermal");
    l(n1,n2) <-> V(n1,n2)*1e3; l(n3,n4) <-> l(n3,n4)*1e-3; l(n3,n4)*1e-3;
    l(n2,Pcatheode) <-> Area*Is*(Imexp(V(n2,Pcatheode)/(N*Vt))-1);
    l(n2,Pcatheode) <-> ddif(V(n2,Pcatheode)-<>Con2) ? Tt*V(n4,n3)+Area*(Cj0*Vj/(1-M))^{(1-exp((1-M)*ln(1-V1/Pcatheode)Vj))} :
      Tt*V(n4,n3)+Area*Cj0*(F1+(1/F2)*(F3*(V2-Fc*Vj)+(M*(2^Vj)))*(V1*V1-Fc*Fc*Vj));
    l(n2,Pcatheode) <-> V(n2,Pcatheode)-Fc*Vj-(M*(2^Vj));
    l(n2,Pcatheode) <-> V(n2,Pcatheode)*V(n2,Pcatheode)-Fc*Fc*Vj);
  end
endmodule
```


Introduction to the Qucs GPL Verilog-A module synthesizer: Part V

Synthesis of a SPICE like semiconductor diode model: simulated static and dynamic characteristics.





Parameter sweep

SW1
Sim=DC1
Type=lin
Param=Vbias
Start=0
Stop=1.2
Points=101



PlotId




S parameter simulation

SP1
Type=const
Values=[10e6]

Parameter sweep

SW1
Sim=DC1
Type=lin
Param=Vbias
Start=0
Stop=1.2
Points=101

Equation
Eqn1
y=stoy(S)
Cd=PlotVs(imag(y[1,1])/Omega,Vbias)
Omega=2*pi*frequency



Cd (F)


Id (A)

Id (A)

Vbias (V)

Introduction to the Qucs GPL Verilog-A module synthesizer: Part VI

Verilog-A synthesis of a SPICE like semiconductor diode model: temperature effects



Qucs EDD diode model with temperature effects

Synthesized Verilog-A code


```

include "disciplines.vams"
include "constants.vams"
module EDDdiode31(Pcathode, Pnode);
input Pcathode, Pnode;
electrical Pcathode, n1, Pnode, n4, n3;
analog begin
@(initial .model)
begin
RMAX=1e12; T1=Temp-273.15; T2=Temp-273.15; Con1=5*N*Vt; Con2=C0*Fc*Vt; Vt=P_K*T2/P_Q;
F1=(Vt/(1-M))^(1-exp(-(1-M)/n*(1-Fc))); F2=exp((1/M)*ln(1-Fc)); F3=1-Fc*(1+M); A=7.02e-4; B=1108;
Eq_1=Eg*A*T1*(B+T1); Eq_2=Eg*A*T2*(B+T2);
Vt_1=(T2*T1^2)*(Vt^2)*Vt^(exp(1.5*n*(T2/T1))-((T2/T1)*Eq_1-Eg*T2));
C0_T2=C0*(1+M)*(400e-6*(T2/T1)-(Vt_1*T2/Vt_1));
Is2=Is*exp((XTI/N*n*(T2/T1))/((Imexp(-Eq_1*Vt_1)/(1-T2/T1)));
Is2=Is*exp((XTI/N*n*(T2/T1))/((Imexp(-Eq_1*Vt_1)/(1-T2/T1)));
end
Pcathode<>V(Pcathode,n2)/RMAX;
Pcathode<>white_noise(4.0*Px_n*(26.85 + 273.15) / (RMAX), "thermal");
V(n1,Pnode)<>V(n1,Pnode)/Rs;
V(n1,Pnode)<>white_noise(4.0*Px_n*(26.85 + 273.15) / (RMAX), "thermal");
Im1_Pnode<>V(n1,Pnode)-Con1?Area*Is2*((Imexp((n2,Pcathode)/Vt)-1)*Is2;
Im1_Pnode<>d0t((V2,Pcathode)-Con2*T1)V(n4,n3)+Area*(C0*2^Vt_2*B*(1-M))^(1-exp(-(1-M)*
int(-V1*V2,Pcathode)/Vt_2));
T1*Vt_1*Area*C0*2^Vt_1+F1*(F3*(V1*V2,Pcathode)-Fc*Fc*Vt_1*B*(2^Vt_1*B));
(V1*V2,Pcathode)*V(n2,Pcathode)-Fc*Fc*Vt_1*B*(2^Vt_1*B));
Is3<>(-V(n3))/RMAX;
Is3<>white_noise(4.0*Px_n*(26.85 + 273.15) / (RMAX), "thermal");
end
endmodule


```

Introduction to the Qucs GPL Verilog-A module synthesizer: Part VII

Verilog-A synthesis of a SPICE like semiconductor diode model: simulated $I_d - V_d$ temperature effects.




Simulation data for
Qucs EDD model and built-in diode model




Simulation data for
Verilog-A model and built-in diode model

Introduction to the Qucs GPL Verilog-A module synthesizer: Part VIII


Verilog-A synthesis of semiconductor device shot and flicker noise: EDD models and Verilog-A module code.



Noise model symbols




Flicker_NoiseR11
 $Kf=1e-16$
 $fle=1$
 $Af=1$



Compact modelling
TEMPLATE

```
'include "disciplines.vams"
'include "constants.vams"
module Shot_NoiseR1(P1, P2, P3, P4);
inout P1, P2, P3, P4;
electrical nShot, P2, P1, P3, P4;
analog begin
@(initial_model)
begin
end
I(nShot) <= (-V(nShot))/( 1 );
I(nShot) <+ white_noise(1,"shot");
I(P2,P1) <= V(P2,P1)/( 1e-3 );
I(P3,P4) <= sqrt(2* P_0*((V(P1,P2)*1e3)+1e-20))*V(nShot);
end
endmodule
```


Synthesized Verilog-A module code



```
'include "disciplines.vams"
'include "constants.vams"
module Flicker_NoiseR1(P1, P2, P3, P4);
inout P1, P2, P3, P4;
electrical P2, P1, nFlicker, P3, P4;
parameter real Kf=1e-12;
parameter real Fle=1;
parameter real Af=1;
analog begin
@(initial_model)
begin
end
I(P2,P1) <= V(P2,P1)/( 1e-3 );
I(nFlicker) <+ flicker_noise(Kf, Fle, "flicker");
I(nFlicker) <= (-V(nFlicker))/( 1 );
(P3,P4) <= sqrt(exp(Af*\ln((V(P1,P2)*1e3)+1e-30)))*V(nFlicker);
end
endmodule
```


Introduction to the Qucs GPL Verilog-A module synthesizer: Part IX

Verilog-A synthesis of semiconductor device shot and flicker noise: small signal AC domain simulation data.



Introduction to the Qucs GPL Verilog-A module synthesizer: Part X

Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS
 $I_{ds} = f(V_d, V_g, V_s, V_b)$ model for a transistor operating in long channel mode.



Qucs EDD EKV2p6 $I_{ds}=f(V_d, V_g, V_s, V_b)$ model

```

#include "disciplines.vams"
#include "constants.vams"
module EKV_VA(PB, PG, PD, PS);
  inout PB, PG, PD, PS;
  electrical PD, PS, ntr, nlf, nBeta, nn, nVP, PG, PB;
  parameter real L=10u; parameter real W=20u; parameter real VTO=0.5;
  parameter real GAMMA=0.7; parameter real PHI=0.5; parameter real KP=20e-6;
  parameter real THETA=50e-3; parameter real Temp=26.85;
  real TempK, K5, VT, K1, K2, K3, K4, K6, K7, K8;
  analog begin
    @initial model
  begin
    TempK=Temp+273.15; K5=KP*W/L; VT=P_K*TempK*P_Q;
    K1=GAMMA/2; K2=VTO*PHI+GAMMA*sqrt(PH);
    K3=K1*K1; K4=PHI*(4*VT);
    K6=1/(2*VT); K7=2*VT*VT; KB=K2*PHI;
  end
  I(PD,PS) <+ K7*V(ntr)*(V(nBeta)*(V(nlf)-V(nlr)));
  I(nVP) <+ ((V(PG,PB)+K2)>0)?(V(PG,PB)+K8*GAMMA*(sqrt(V(PG,PB)+K3+K2)-K1)):PHI);
  I(nVP) <+ V(nVP)*V(1);
  I(nBeta) <+ (-K5*(V(nlf)-V(nlr)));
  I(nlf) <+ ((V(PG,PB)+K2)>0)?(V(PG,PB)+K8*GAMMA*(sqrt(V(PG,PB)+K3+K2)-K1)):PHI);
  I(nlf) <+ (1.0-GAMMA)*(2*sqrt(V(nVP)*K4));
  I(nBeta) <+ (K5*(1+THETA)*(V(nVP)));
  I(nlr) <+ (-V(nlf));
  I(nlf) <+ (-V(nlf));
  I(nlf) <+ ((V(PG,PB)+K2)>0)?(V(PG,PB)+K8*GAMMA*(sqrt(V(PG,PB)+K3+K2)-K1)):PHI);
  I(nlf) <+ (1+(1+ilimexp(V(nVP)-V(PG,PB))*K6))/ln(1+ilimexp(V(nVP)-V(PG,PB))*K6));
  I(nlf) <+ (-ln(1+ilimexp(V(nVP)-V(PG,PB))*K6))/ln(1+ilimexp(V(nVP)-V(PG,PB))*K6));
end
endmodule




```

Synthesized EKV2p6 $I_{ds}=f(V_d, V_g, V_s, V_b)$ Verilog-A code

Introduction to the Qucs GPL Verilog-A module synthesizer: Part XI

Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS

$I_{ds} = f(V_d, V_g, V_s, V_b)$ swept DC simulation data.



Introduction to the Qucs GPL Verilog-A module synthesizer: Part XII


Verilog-A synthesis of multi-EDD models: Optimization of Qucs synthesized Verilog-A module code for speed.

```

#include "disciplines.vams"
#include "constants.vams"
module EKV_VA_OPT(PB, PG, PD, PS);
  input PB, PG, PD, PS;
  electrical PD, PS, PG, PB;
  parameter real L=10e-3; parameter real W=20e-3;
  parameter real VT0=-0.5; parameter real GAMMA_0.7;
  parameter real PH1=-0.5; parameter real KP=20e-6;
  parameter real THETA=50e-3; parameter real Temp=-26.85;
  parameter K5, VT, K1, K2, K3, K4, K5, K7, KB;
  real Vg, Vs, Vd, nVP, nBETA, nn, nIF, nIR;
  analog begin
    @((initial) model)
  begin
    Temp<=Temp+273.15; K5=KP/W/L;
    VT+=P_KTemp*K'/P_Q; K1=K-GAMMA_0.7;
    K2+=VT0*PH1*GAMMA_0.7*sqrt(PH1); K3=K1*K1;
    K4=PH1*(4*VT); K6=1/(2^2*VT); K7=2*VT*VT;
  end
  Vg = VP(PB); Vs = VP(SB); Vd = VP(DB);
  nVP = ((Vg-K2)>0)?(Vg-K2*PH1*GAMMA_0.7*sqrt(Vg-K2*K3)-K1)*-PH1;
  nBETA = K5*(1+THETA*VP);
  nIF = 1.0+GAMMA_0.7*sqrt(VP-K4);
  nn = In[1]+Imexp((nVP-Vg)*K6)*(In[1]+Imexp((nVP-Vg)*K6));
  nIR = In[1]+Imexp((nVP-Vd)*K6)*(In[1]+Imexp((nVP-Vd)*K6));
  nIF*PS <- K7*nBETA*(nn-nIR);
  end
endmodule


```

TEST MODULE



NOTES

- At this stage in the development of the Qucs synthesizer optimized Verilog-A module code is done manually.
- General procedure:
 - Reduce current contribution statements to a minimum. This can be done by representing model equation quantities by real variables rather than internal node voltages.
[one l(a) <+ in the EKV nMOS example]
 - Eliminate as many as possible internal model nodes and remove current to voltage one Ohm conversion resistors.
[zero left in EKV nMOS example]



A comment on the Qucs simulation process:

Simple simulation run time tests indicate that the optimized EKV2p6 Verilog-A model simulation speed is at least 30X faster than the Interactive EDD model.

Conclusion

Summary:

- Version 0.0.19 is a major release of the Qucs circuit simulator, updating the popular RF package while simultaneously adding a new software tool, Qucs 0.0.19S, which provides Qucs users with an experimental software package that links legacy Qucs with ngspice and Xyce GPL SPICE.

In the future the main Qucs development directions are likely to be:

- Further integration of Qucs with ngspice and Xyce: including improvement of the existing ngnutmeg support, an RFEDD synthesizer implementation, additional analysis support for SPICE .SENS and .PZ etc, and a range of new SPICE compatible components, for example magnetic core models.
- Improvements to the Verilog-A module synthesizer.
- Implementation of mixed signal simulation with ngspice/XSPICE and Xyce.

Qucs-0.0.19S-RC3 from

<https://github.com/ra3xdh/qucs/releases/download/0.0.19S-rc3/qucs-0.0.19Src3.tar.gz> (linux source)
<https://github.com/ra3xdh/qucs/releases/download/0.0.19S-rc3/qucs-0.0.19Src3-setup.zip> (Windows installer)

