A new approach to compact semiconductor device modelling with Qucs Verilog-A analogue module synthesis

Brinson, Mike and Kuznetsov, V. (2016) A new approach to compact semiconductor device modelling with Qucs Verilog-A analogue module synthesis. International Journal of Numerical Modelling: Electronic Networks, Devices And Fields. pp. 1-19. ISSN 1099-1204

[img] Text
Brinson_paper.pdf - Published Version
Restricted to Repository staff only
Available under License Creative Commons Attribution Non-commercial No Derivatives.

Download (3MB) | Request a copy
Official URL: http://onlinelibrary.wiley.com/doi/10.1002/jnm.216...

Abstract

Since the introduction of SPICE non-linear controlled voltage and current sources, they have become a central feature in the interactive development of behavioural device models and circuit macromodels. The current generation of SPICE-based open source general public license circuit simulators, including Qucs, Ngspice and Xyce©, implements a range of mathematical operators and functions for modelling physical phenomena and system performance. The Qucs equation-defined device is an extension of the SPICE style non-linear B type controlled source which adds dynamic charge properties to behavioural sources, allowing for example, voltage and current dependent capacitance to be easily modelled. Following, the standardization of Verilog-A, it has become a preferred hardware description language where analogue models are written in a netlist format combined with more general computer programming features for sequencing and controlling model operation. In traditional circuit simulation, the generation of a Verilog-A model from a schematic, with embedded non-linear behavioural sources, is not automatic but is normally undertaken manually. This paper introduces a new approach to the generation of Verilog-A compact device models from Qucs circuit schematics using a purpose built analogue module synthesizer. To illustrate the properties and use of the Qucs Verilog-A module synthesiser, the text includes a number of semiconductor device modelling examples and in some cases compares their simulation performance with conventional behavioural device models.

Item Type: Article
Uncontrolled Keywords: Qucs; Verilog-A analogue module synthesis; equation-defined devices (EDD); compact device modelling; circuit simulation
Subjects: 600 Technology
600 Technology > 620 Engineering & allied operations
Department: School of Computing and Digital Media
Related URLs:
Depositing User: Bal Virdee
Date Deposited: 20 Apr 2016 08:22
Last Modified: 11 Oct 2016 09:05
URI: http://repository.londonmet.ac.uk/id/eprint/981

Actions (login required)

View Item View Item