Advances in Qucs-S schematic capture for SPICE and Verilog-A device modelling and circuit simulation

Brinson, Mike and Tomaszewski, Daniel (2022) Advances in Qucs-S schematic capture for SPICE and Verilog-A device modelling and circuit simulation. Proceedings of the 2022 29th International Conference on Mixed Design of Integrated Circuits and System (MIXDES). pp. 27-32. ISSN ISBN: 978-83-63578-22-0

MIXDES2022-MB-DK.pdf - Accepted Version

Download (1MB) | Preview
Official URL:

Abstract / Description

Schematic capture is an important and popular front-end for circuit simulation. It provides users with a flexible tool that allows circuit diagrams to be drawn and automatically converted into textual circuit netlists. Conventional SPICE simulators are essentially engines that input circuit data and simulation command netlists, undertake simulation, and output data for post-processing. This paper is concerned with an advance in circuit schematic capture functionality which allows both SPICE netlists and Verilog-A module code to be simultaneously generated from a device model or circuit schematic. This development, particularly when combined with SPICE behavioural device modelling, allows automatic generation of Verilog-A device modules rather than going through the manual conversion process from SPICE netlists to Verilog-A code modules. To demonstrate the validity of the reported advances in Qucs-S/Xyce schematic capture a behavioural model and a Verilog-A module for a GaAs MESFET are presented, and their performance described.

Item Type: Article
Uncontrolled Keywords: Circuit simulation, Qucs-S, Ngspice, Verilog-A, compact device modelling
Subjects: 600 Technology > 620 Engineering & allied operations
Department: School of Computing and Digital Media
Depositing User: Michael Brinson
Date Deposited: 08 Aug 2022 09:44
Last Modified: 08 Aug 2022 09:44


Downloads per month over past year

Downloads each year

Actions (login required)

View Item View Item