GNU simulators supporting Verilog-A compact model standardization

Brinson, Mike, Jahn, Stefan, Margraf, Michael, Parruitte, Hélène, Ardouin, B., Nenzi, Paolo and Lemaitre, Laurent (2007) GNU simulators supporting Verilog-A compact model standardization. In: MOS-AK international Meeting, 20 April 2007, Premstaetten, Germany.

This is the latest version of this item.

[img]
Preview
Text
MOS-AK_QUCS_ngspice_ADMS.pdf - Published Version
Available under License Creative Commons GNU GPL (Software).

Download (367kB) | Preview

Abstract / Description

This poster explains about Qucs: Quite Universal Circuit Simulator, ADMS: Verilog-A Compact Model Generator and NGSpice: mixed-level/mixed-signal circuit simulator.

Item Type: Conference or Workshop Item (Poster)
Uncontrolled Keywords: Quite Universal Circuit Simulator (Qucs); Verilog-A compact model generator (ADMS); Next Generation SPICE (Ngspice)
Subjects: 600 Technology > 620 Engineering & allied operations
Department: School of Computing and Digital Media
Depositing User: Mike Brinson
Date Deposited: 04 Nov 2019 10:00
Last Modified: 04 Nov 2019 10:00
URI: http://repository.londonmet.ac.uk/id/eprint/5260

Available Versions of this Item

  • GNU simulators supporting Verilog-A compact model standardization. (deposited 04 Nov 2019 10:00) [Currently Displayed]

Downloads

Downloads per month over past year



Downloads each year

Actions (login required)

View Item View Item