

# **SPICE to QucsStudio via Qucs: An international project to develop a freely available GNU Public Licence circuit simulator with compact device modelling tools, data processing capabilities, manufacturing features and an analogue/RF design environment for engineers.**

M.E. Brinson

Centre for Communications Technology  
London Metropolitan University  
London, UK  
[mbrin72043@yahoo.co.uk](mailto:mbrin72043@yahoo.co.uk)

- Background: Qucs and QucsStudio development road maps
- Circuit simulation: SPICE and Qucs forms of simulation
- Device and circuit modelling with subcircuits, macromodels, equation-defined devices and Verilog-A compiled models
- QucsStudio compact semiconductor modelling extensions
- The development of a QucsStudio Verilog-A MESFET model
- Simulation output data processing with Octave
- QucsStudio system simulation
- QucsStudio – future directions
- Summary
- References

Presented at the MOS-AK/GSA Compact Modelling Workshop, March 16-18 March 2012 at Jaypee Institute of Information Technology (JIIT), India



## Background: Qucs development road map

Date	Release Notes [Highlights]
Dec. 2003	0.0.1 First public version of simulator - very basic.
Jun. 2004	0.0.2 First MacOS version.
Sep. 2004	0.0.3 Implemented S-parameters and noise analysis. Added microstrip components and BJT and MOSFET devices.
Mar. 2005	0.0.5 Implemented AC analysis and basic transient analysis.
May 2005	0.0.6 Mainly bug fixes and extensions to implemented analysis.
Jul. 2005	0.0.7 Windows ® 32 version. Simulator renamed as Qucs. New device library manager. Added post simulation data processing mathematical functions.
Jan. 2006	0.0.8 Support for pure digital simulation using FreeHDL. Added many new component models. Improved post simulation data plotting features. Added a filter synthesis tool.
May 2006	0.0.9 New functions in equation solver. Harmonic Balance simulation introduced. Many new components added.
Sept. 2006	0.0.10 Qucs converter tool improved. Support for nine-valued VHDL logic. Circuit optimization introduced using ASCO. Added attenuator design tool.
Mar. 2007	0.0.11 Added device parameters to equations and parameters to subcircuits. New models plus improvements to existing models. Using ADMS to translate Verilog-A device models for use in Qucs.
Jun. 2007	0.0.12 Lots of new components, bug fixes and small improvements. Added support for Verilog using Icarus Verilog. Support for symbolically equation-defined devices (EDD). Explicit equations allowed.
Nov. 2007	0.0.13 General improvements plus implementation of immediate vectors and matrices in equations.
Apr. 2008	0.0.14 Implemented multi-port equation-defined RF device (RFEDD) S, Y and Z parameters available. Two-port equation-defined device also supported.
Apr. 2009	0.0.15 Mainly bug fixes, small improvements and the addition of new models.
Mar. 2011	0.0.16 Implemented interactive post simulation data processing using Octave. Again many bug fixes, small improvements and the addition of new models.




# Background: QucsStudio development road map


## Date      Release Notes [Highlights]

Feb. 2011	1.0.0	First public version of simulator- features include more than 100 circuit components, DC analysis, AC analysis (including noise analysis and noise distribution analysis), S-parameter analysis (including noise simulation), transient analysis, Harmonic Balance analysis (including noise simulation), system simulation, parameter sweep and optimization of analogue circuits, digital simulation with ICARUS Verilog, PCB layout using KiCAD, numerical data processing using Octave, RF transmission line calculation (coaxial, microstrip, coupled microstrip, coplanar line, stripline, twisted pair rectangular waveguide etc., filter synthesis (LC ladder, stepped-impedance, microstrip, active filters etc., attenuator synthesis, and GPIB control.
Mar. 2011	1.1.0	Added VHDL digital simulation with GHDL plus numerous bug fixes.
Jun. 2011	1.2.0	Many small improvements plus bug fixes.
Nov. 2011	1.3.0	Added compiled C++ and Verilog-A device and circuit models using MinGW and ADMS, more bug fixes and small improvements. Released QucsStudio-light: QucsStudio without Octave and model Compiler.
Feb. 2012	1.3.1	Added large signal AC circuit simulation using Harmonic Balance. Many small improvements plus bug fixes. Range of compact semiconductor device models released: Verilog-A models held in binary C++ library.


# SPICE and Qucs basic types of simulation facilities




**DC**




**AC**



**TRAN**



**S-parameter\***



**Circuit encoding**



**SPICE  
2g6  
and  
3f5  
NETLIST**



**Qucs  
Schematic  
diagram**

\*Implementation 1. Qucs: built-in; 2. SPICE: via RCL networks

# Qucs post-simulation MATLAB®\*/Octave\*\* data processing features

Equation blocks + simulation data sets

→ Data processing

→ Tables and plots

**Constants:** i, j, pi, e, kB, q

**Immediate:** 2.5, 1.4+j5.1, [1, 3, 4, 5, 7], [11, 12; 21, 22]

**Ranges:** Lo:Hi, :Hi, Lo:, :

**Logical operators:** !x, x&&y, x||y, x^&^y, x?y:z, x==y, x!=y, x<y, x<=y, x>y, x>=y

**Number suffixes:** E, P, T, G, M, k, m, u, n, p, f, a


**Matrices:** M, M[2,3], M[:,3]

**Arithmetic operators:** +x, -x, x+y, x-y, x\*y, x/y, x%y, x^y

abs adjoint angle arccos arccosec arccot arcosech arcosh arcoth arcsec arcsin arctan arg arsech arsinh artanh avg besseli0 besselj bessely ceil conj cos cosec cosech cosh cot coth cumavg cumprod cumsum dB dbm dbm2w deg2rad det dft diff erf erfc erfcinv erfinv exp eye fft fix floor Freq2Time GaCircle GpCircle hypot idft ifft imag integrate interpolate inverse kbd limexp linspace ln log10 log2 logspace mag max min Mu Mu2 NoiseCircle norm phase PlotVs polar prod rad2deg random real rms Rollet round rtoswr rtoy rtoz runavg sec sech sign sin sinc sinh sqr sqrt srandom StabCircleL StabCircleS StabFactor StabMeasure stddev step stos stoy stoz sum tan tanh Time2Freq transpose unwrap variance vt w2dbm xvalue ytor ytos yvalue ztor ztos ztoy

transient simulation

TR1  
Type=lin  
Start=0  
Stop=10 ms  
Points=500



Equation

```




Eqn1
ts=(max(time)-min(time))/length(time)
fs=1/ts
Adft=dft(hg_sig.Vt)
LAdft=length(hg_sig.Vt)
Amp2=2*Adft[1:(LAdft02)-1]
LAdft02=LAdft/2
Amp_squared=Adft[:LAdft02]*conj(Adft[:LAdft02])
Amp=sqrt(Amp_squared)
f_bin=linspace(1, LAdft02, LAdft02)
f=(f_bin-1)*fs/LAdft
PLAmp=PlotVs(2*Amp/LAdft,f)
PLPower=PlotVs(4*Amp*Amp/(LAdft*LAdft),f)

```

\* MATLAB, Mathworks, <http://www.mathworks.com/>


\*\* Octave, <http://www.gnu.org/software/octave/>

Limitations: NO user defined functions or control loops



# Qucs modelling tools: Subcircuits with parameters

## Emitter follower subcircuit




```


SUB1
Is=1e-16
Bf=100
Br=1
Rc=1.0
Re=0.0
Rb=5.0
Cje=2p
Cjc=1p
Vje=0.75
Tf=0.1n
Vaf=100.0
Cin=10u
Cout=100u

```


## Voltage gain



## Input resistance



## Output resistance



# Qucs modelling tools: Macromodels with parameters

## Single pole OP AMP macromodel specification:

V<sub>off</sub> = Input offset voltage

R<sub>d</sub> = differential input resistance


C<sub>d</sub> = differential input capacitance

AOLDC = DC open loop differential voltage gain



GBP = Gain bandwidth product

Vlimit = output voltage saturation limit

R<sub>o</sub> = Output resistance





## Closed loop amplifier with x10 gain



$$VBP = \frac{j f / f_0}{1 - (f / f_0)^2 + (j/Q)(f / f_0)}$$

$$f_0 = \frac{1}{2\pi R_3 C_1} = \frac{1}{2\pi R_4 C_3}$$

$$Q = \frac{1}{3} \left( 1 + \frac{R_6}{R_7} \right)$$




## Three OP AMP state variable filter

# Qucs modelling tools: Equation-defined device (EDD) modelling

## Relationships between Qucs schematic symbols and Verilog-A code fragments

### Fundamental EDD blocks

Qucs symbol



Quantity equations

$I_{name} = I_1 = f(V_2, V_3, \dots, V_8)$   
 $I_2, I_3, \dots, I_8 = 0$  and  $Q_1, Q_2, \dots, Q_8 = 0$ .  
 Where  $V_m = V(n_{xm}, n_{ym})$  or  $V_m = V(n_{xm})$ , and  $2 \leq m \leq 8$ .

Verilog-A code fragment

(a) Model initialisation block

$I_{name} = f(V_2, V_3, \dots, V_8);$   
 Or  
 $I_{name} <+ f(V_2, V_3, \dots, V_8);$


Quantity equations

Equation  
 $Eqn1$   
 $con1 = \dots;$   
 $con2 = \dots;$   
 $con3 = \dots;$

Verilog-A code fragment

```
@(initial_model)
begin
    con1 = ....;
    con2 = ....;
    con3 = ....;
end
```


$I(n_x, n_y) <+ V(n_x, n_y)/R;$   
 $I(n_x, n_y) <+ white\_noise((FourKT/R, "thermal"));$   
 Where  $FourKT = 4.0 \cdot P\_K \cdot \$temperature$ , and  
 $P\_K = 1.3806505e-23 K^{-1}$ ,  $\$temperature$  is the resistor temperature in Kelvin.




$Q_1 = f(V_1, V_2, \dots, V_8, I_1, I_2, \dots, I_8)$   
 $Q_2, \dots, Q_8 = 0$ .  
 Where  $V_m = V(n_{xm}, n_{ym})$  or  $V_m = V(n_{xm})$ , and  $1 \leq m \leq 8$ .

$I(n_{x1}, n_{y1}) <+ ddt(Q_1);$   
 Or  
 $I(n_{x1}, n_{y1}) = ddt(Q_1);$

(c) Noise free resistors



$I_1 = V_1/R = V(n_x, n_y)/R$




$I(n_x, n_y) <+ V(n_x, n_y)/R;$

$Iname = X \cdot V(n_x, n_y);$

(d) Voltage controlled current block

$Iname = X \cdot V(n_x, n_y)$




(e) current to voltage conversion block

$Iname = V(n_x);$


$Iname = I_1 = V_1$

# Qucs modelling tools: Verilog-A compact device modelling

Generating Verilog-A code: From Qucs equation-defined devices via Verilog-A code fragments to a Verilog-A standardised template



## Qucs: Analogue circuit simulation and device modelling features



## QucsStudio changes

- QUCSATOR replaced by new analogue circuit simulator
  - Octave simulation output data processing added
  - KiCAD PCB layout software added
  - Communications system simulation added
  - New C++ component added which allows  
“turn-key” Verilog-A compact model development

\* ADMS – Automatic device model synthesizer,  
<http://sourceforge.net/projects/mot-adms>


\*\* PS2SP - SPICE PSpice to SPICE preprocessor,  
<http://members.aon.at/fschmid7/>

\*\*\* ASCO - A SPICE circuit optimizer,  
<http://asco.sourceforge.net>



**Qucs and QucsStudio also allow digital simulation with VHDL and Verilog**

# QucsStudio: Compact semiconductor device and circuit macromodel construction using ADMS and MinGW dynamically linked models



**Other QucsStudio components may be included in a  
subcircuit with one or more compiled C++ models**

# QucsStudio: RF Curtice MESFET compact model

## Part 1: Verilog-A code

```
// Verilog-A Curtice MESFET: hyperbolic tangent model
// with fixed capacitance and noise ; Curtice.va.
// This is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; either version 2, or (at your option)
// any later version.
//
// Copyright (C), Mike Brinson, mbrin72043@yahoo.co.uk
// QucsStudio version September 2011.
//
`include "disciplines.vams"
`include "constants.vams"
//
module Curtice(Drain, Gate, Source);
inout Drain, Gate, Source;
electrical Drain, Gate, Source;
//
`define attr(txt) (*txt*)
`define CTOK 273.15
`define K1 7.02e-4
`define K2 1108.0
`define K3 400e-6
`define GMIN 1e-12

//
parameter real Area = 1 from (1 : inf) `attr(info="area factor" );
parameter real Vto = -1.8 from (-inf : inf) `attr(info="pinch-off voltage" unit = "V");
parameter real Beta = 3e-3 from [1e-9 : inf) `attr(info="transconductance parameter" unit = "A/(V*V)");
parameter real Alpha = 2.25 from [1e-9 : inf) `attr(info="saturation voltage parameter" unit="1/V" );
parameter real Lambda = 0.05 from [1e-9 :inf) `attr(info="channel length modulation parameter" unit="1/V");
parameter real Vtotc = 0 from (-inf : inf) `attr(info="Vto temperature coefficient");
parameter real Betatc = 0 from (-inf : inf) `attr(info="Beta temperature coefficient" unit = "%/Celsius");
parameter real Alphatc = 0 from (-inf : inf) `attr(info="Alpha temperature coefficient" unit = "%/Celsius");
parameter real Eg = 1.11 from [1e-6 : inf) `attr(info="energy gap" unit = "eV");
parameter real Tau = 1e-9 from [1e-20 : inf) `attr(info="transit time under gate" unit = "s");
parameter real Is = 1e-14 from [1e-20 : inf) `attr(info="diode saturation current" unit = "I");
parameter real N = 1 from [1e-9 : inf) `attr(info="diode emission coefficient");
parameter real Xti = 3.0 from [1e-9 : inf) `attr(info="diode saturation current temperature coefficient");
parameter real Af = 1 from [0 : inf) `attr(info="flicker noise exponent");
parameter real Kf = 0 from [0 : inf) `attr(info="flicker noise coefficient");
parameter real Gdsnoi = 1 from [0 : inf) `attr(info="shot noise coefficient");
parameter real Bv = 1e9 from (-inf : inf) `attr(info="drain-gate junction reverse bias breakdown voltage" unit = "V" );
parameter real R1 = 1e9 from [1e-9 : inf) `attr(info="breakdown slope resistance" unit = "Ohms");
parameter real Nsc = 1 from [1e-9 : inf) `attr(info="subthreshold conductance parameter");
parameter real Temp = 26.85 from [-273 : inf) `attr(info="circuit temperature" unit = "Celsius");
parameter real Tnom = 26.85 from [-273 : inf) `attr(info="parameter measurement temperature" unit = "Celsius");
```




# QucsStudio: RF Curtice MESFET compact model

## Part 1: Verilog-A code continued

```


real T1, T2, Vt_T2, Vto_T2, Rg_T2, Rd_T2, Rs_T2, Vf, Ah, Beta_T2, Ids;
real Tr, con1, Eg_T1, Eg_T2, Qds;
real Cgs_T2,Cgd_T2, Vbi_T2;    real lgs1, lgs2, Is_T2;
real con2, con3, VfDC;    real fourkt, gm, An, thermal_pwr, flicker_pwr, Alpha_T2;
// Model branches
branch (Drain, Source) bDS; branch (Gate, Source) bGS; branch (Gate, Drain) bGD;
//
analog begin
T1=Tnom+`CTOK;   T2 = $temperature;   Tr=T2/T1;   Vt_T2 = $vt;
Eg_T1=Eg-`K1*T1*T1/(`K2+T1);   Vto_T2=Vto+Vtotc*(T2-T1);
Beta_T2=Area*Beta*pow(1.01, Betatc*(T2-T1));
Is_T2=Area*Is*pow( Tr, (Xti/N))*limexp(-(`P_Q*Eg_T1)*(1-Tr)/(`P_K*T2));
con2 = -5.0*N*Vt_T2;   con3 = 1.0/(N*Vt_T2); fourkt=Area*4.0*`P_K*T2;
Alpha_T2=Alpha*( pow( 1.01, Alphatc*(T2-T1)));
// Drain to source current with subthreshold modification
VfDC = V(bGS)-Vto_T2;   Ah = 1/(2*Vt_T2*Nsc);   Vf = ln(1+exp(Ah*VfDC))/Ah;
Ids = Beta_T2*Vf*Vf*(1+Lambda*V(bDS))*tanh(Alpha*V(bDS));
// Charge equations
Qds = Tau*Ids;
// Diode DC equations
lgs1 = (V(bGS) > con2) ? Is_T2*( limexp(V(bGS)*con3) -1.0) : -Is_T2;
lgs2 = (V(bGS) < -Bv) ? (V(bGS)+Bv)/R1 : 0.0;
// Current contributions
I(bGS) <+ lgs1+lgs2+`GMIN*V(bGS);   I(bDS) <+ Ids;   I(bDS) <+ ddt(Qds);
// Model noise equations
gm = 2*Ids/VfDC;
if ( V(bDS) < 3/Alpha )
begin
    An=1-V(bDS)/VfDC;
    thermal_pwr=(8*`P_K*T2*gm/3)*((1+An+An*An)/(1+An))*Gdsnoi;
end
else
    thermal_pwr=(8*`P_K*T2*gm/3)*Gdsnoi;
I(bDS) <+ white_noise(thermal_pwr, "thermal");   flicker_pwr = Kf*pow(Ids,Af);
I(bDS) <+ flicker_noise(flicker_pwr,1.0, "flicker");
end
endmodule

```



# QucsStudio: RF Curtice MESFET compact model

## Part 2: Model Schematic



## MESFET Symbol and parameters



## MESFET subcircuit body

Verilog-A Curtice compact semiconductor device model for an n type MESFET Properties:

1. Curtice quadratic model - basic plus subthreshold improvement [1]
  2. Gate - source current model - exponential diode model plus linear reverse breakdown model.
  4. Series terminal resistors Rd, Rg and Rs
  5. Thermal noise generated by Rd, Rg and Rs
  6. Channel noise
  7. Gate noise
  8. Flicker noise
  9. Bias independant capacitors Cgse, Cgde and Cdse.
  10. External inductance: Lge, Lde and Lse.
- 
- [1] W.R Curtice, "A MESFET model for use in the design of GaAs integrated circuits", IEEE Transactions on Microwave Theory and Techniques, MTT-28, pp. 448-456, 1980.

Verilog-A model parameters are listed and described in file Curtice.va.

# QucsStudio: RF Curtice MESFET compact model

## Part 3: Test simulations

DC


DC1    dc simulation

Parameter sweep


SW1  
Sim=SW2  
Param=Vgs  
Type=lin  
Start=-2  
Stop=0  
Points=11

Parameter sweep

SW2  
Sim=DC1  
Param=Vds  
Type=lin  
Start=0  
Stop=5  
Points=51




CURTICE1  
Area=1  
Vto=-1.8  
Beta=3e-3  
Alpha=2.25  
Lambda=0.05  
Vtotc=0  
Betatc=0  
Alphatc=0  
Eg=1.11  
Tau=1e-9  
Is=1e-14  
N=1  
Xti=3.0  
Af=1  
Kf=0  
Gdsnoi=1  
Bv=1e9  
R1=1e9  
Temp=26.85  
Tnom=26.85  
Cgse=300f  
Cgde=30f  
Cdse=300f  
Lge=0.0  
Lde=0.0  
Lse=0.0  
Nsc=1  
Rg=5.1  
Rd=1.3  
Rs=1.3  
Rin=1e-3



# QucsStudio: RF Curtice MESFET compact model

## Part 3: Test simulations





AC



# QucsStudio: RF Curtice MESFET compact model

## Part 3: Test simulations continued

```
CURTICE1
Area=1
Vto=-1.8
Beta=3e-3
Alpha=2.25
Lambda=0.05
Vt0c=0
Betatc=0
Alphatc=0
Eg=1.11
Tau=1e-9
Is=1e-14
N=1
Xti=3.0
Af=1
Kf=0
Gdsnoi=1
Bv=1e9
R1=1e9
Temp=26.85
Tnom=26.85
Cgse=300f
Cgde=30f
Cdse=300f
Lge=0.0
Lde=0.0
Lse=0.0
Nsc=1
Rg=5.1
Rd=1.3
Rs=1.3
Rin=1e-3
```



transient  
simulation


```
TR1
Stop=50u
Points=1001
method=Gear4
reltol=0.01
abstol=10 μV
initialDC=yes
```

TRAN

# QucsStudio: RF Curtice MESFET compact model




## Part 3: Test simulations continued

```
CURTICE1
Area=1
Vto=-1.8
Beta=3e-3
Alpha=2.25
Lambda=0.05
Vt0c=0
Betatc=0
Alphatc=0
Eg=1.11
Tau=1e-9
Is=1e-14
N=1
Xti=3.0
Af=1
Kf=0
Gdsnoi=1
Bv=1e9
R1=1e9
Temp=26.85
Tnom=26.85
Cgse=300f
Cgde=30f
Cdse=300f
Lge=0.0
Lde=0.0
Lse=0.0
Nsc=1
Rg=5.1
Rd=1.3
Rs=1.3
Rin=1e-3
```




Harmonic balance simulation

```
HB1
reltol=0.001
abstol=1 uA
MaxIter=300
```



Harmonic Balance

# QucsStudio: Octave post-simulation data processing



transient simulation



TR1

Stop=50u



Points=8192

method=Gear4




reltol=0.01

abstol=10 pV

initialDC=yes



**Harmonic Balance**



% Amp\_CurticeTRANOctave.m

% Control file called on completion of transient simulation.

% Calls Octave functions loadQucsVariable and stemfft.

qucsFilename = 'Amp\_CurticeTRANOctave.dat';

loadQucsDataset;

whos

[Vout,Dep]=loadQucsVariable("Amp\_CurticeTRAN.dat","Vout.Vt");

[Time,Dep 1]=loadQucsVariable("Amp\_CurticeTran.dat","time");

stemfft(Vout, 8192, 50e-6);

axis([0,1e6]);

grid ON ;

title("Mike first test","fontsize", 16,

"fontname", "Arial", "Fontweight", "bold");

xlabel("Frequency (Hz)", "fontsize", 16,

"fontname", "Arial", "Fontweight", "bold" );


ylabel("Vout amplitude spectrum (V)", "fontsize", 16,

"fontname", "Arial", "Fontweight", "bold");

**Post-simulation  
data processing  
control file**


FFT

**Octave plot of  
Vout amplitude  
spectrum against  
frequency**



**Includes “User defined functions”**

# Qucs/QucsStudio: Physical System simulation. Part 1: Continuous systems



## RadioActiveDecay simulation:


$$-\frac{dA}{dt} = 0.347 \cdot A$$

$$-\frac{dB}{dt} = -0.347 \cdot A + 0.174 \cdot B$$

$$-\frac{dC}{dt} = -0.174 \cdot B$$


**Initial conditions at  $t = 0$  s,  $A = 1$ ,  $B = 0$ ,  $C = 0$ .**

# Qucs/QucsStudio: Physical System simulation. Part 2: sampled data systems








A switched capacitor inverting integrator example


# QucsStudio: System simulation. Part 3 communications systems



QucsStudio example,  
Michael Margraf,  
2010



# QucsStudio: System manufacturing printed circuit boards




Press F10 (Tools->Create PCB netlist)  
in order to modify PCB layout.


The Gerber files can be viewed with  
Tools->Gerber Viewer

QucsStudio example,  
Michael Margraf,  
2010

## Simulation



dummy component to provide PCB footprint of BNC connector



PCB layout by KiCAD

# Qucs/QucsStudio: Additional features

<b>Qucs</b>	<b>QucsStudio</b>	<b>Feature</b>	<b>Notes</b>
X	X	Digital simulation: VHDL : Verilog	Qucs → FreeHDL QucsStudio → GHDL Both using ICARUS
X	X	SPICE netlist defined components	
X	X	Small signal AC and S-parameter noise	
	X	Harmonic Balance and noise and noise parameter calculations	
X	X	Tabular two and multiport S-parameter components	
X	X	Tabular voltage and current sources	
X	X	Component libraries	Qucs → User library only QucsStudio → User and binary libraries
X	X	RF components: transmission line, microstrip line and coplanar line	
X	X	Import and export data of different formats	
X	X	GPIB device control	
X	X	Create and extract project packages	
X	X	Circuit performance optimization using ASCO	
	X	Templates: Octave function Octave_function.m, S-parameters.sch, skeleton.cpp, skeleton.va, skeleton.vhdl and symbols.sch	
X	X	Design tools:Text editor, Filter synthesis, Line calculations, Matching circuits Gerber Viewer	Both Qucs and QucsStudio QucsStudio only

Qucs and QucsStudio are freely available under the open source General Public Licence  
Download from: Qucs version 0.0.16 → <http://qucs.sourceforge.net>


QucsStudio from <http://mydarc.de/DD6UM/QucsStudio/qucsstudio.html>  
[Currently QucsStudio supports Windows® only: QucsStudio-1.3.1.zip or  
QucsStudio-1.3.0\_light.zip {without Octave and model compiler}]



# QucsStudio: Latest additions: Large signal AC simulation


P State1

## RF Diode Switch Model









HBDiode2

$N=N$   
 $I_s=I_s$   
 $R_s=R_s$   
 $T_{nom}=T_{nom}$   
 $Temp=Temp$   
 $V_j=V_j$   
 $M=M$   
 $F_c=F_c$   
 $C_{j0}=C_{j0}$   
 $T_t=T_t$







V1  
 $U=V_{State}$

|Equation  
Eqn1  
 $V_{State}=-2+4^*State$



## Test circuit



AC

HB

TRAN

## Qucs/QucsStudio: Future changes

The following changes to the QucsStudio software are being actively planned:

- A full range of non-linear semiconductor device models, including EKV, BSIM, HiCUM etc.
- Model improvements for different electrical and physical domains and systems.
- Circuit oscillation simulation by Harmonic Balance analysis.
- Periodic steady state analysis.
- Mixed-mode simulation.
- EM field simulation.
- Upgrade of the QucsStudio GUI to Qt4.
- A range of Octave functions for simulation data analysis and visualisation.
- Many smaller improvements and extensions.

Individuals or groups interested in contributing to the development of QucsStudio should contact Michael Margraf ([michael.margraf@alumini.tu-berlin.de](mailto:michael.margraf@alumini.tu-berlin.de)) or Mike Brinson ([mbrin72043@yahoo.co.uk](mailto:mbrin72043@yahoo.co.uk))



## Summary

1. Qucs and QucsStudio are freely available circuit simulators distributed as open source software under the GNU General Public Licence (GPL).
2. This presentation has attempted to outline the history and the fundamental features of the packages, the available components, libraries, built in design aids, analysis types and post-simulation data analysis and visualisation capabilities.
3. The presentation also introduced a number of basic approaches to circuit simulation with Qucs and QucsStudio.
4. A series of slides also showed how the compact semiconductor modelling and circuit macromodeling features implemented in the current QucsStudio release can be used to develop equation-defined component models of established and emerging technology devices.
5. A “turn-key” approach to compact device modelling using the Verilog-A hardware description language was introduced and the proposed modelling system demonstrated via the development of a MESFET RF device simulation model.
6. The final section of the presentation briefly introduced the use of QucsStudio for system simulation and PCB development.

## References

- Brinson M. and Jahn S., **Interactive compact device modelling using Qucs equation defined devices**, International Journal of Numerical Modelling: Electrical Networks, Devices and Fields, 21(5) pp. 335-349, September/October 2008. DOI : 10.1002/jnm.676.
- Brinson M. and Jahn S., **Qucs: A GPL software package for circuit simulation, compact device modelling and circuit macromodelling from DC to RF and Beyond**, International Journal of Numerical Modelling: Electrical Networks, Devices and Fields, 22(4) pp. 297-319, July/August 2009. DOI : 10.1002/jnm.702.
- Brinson M. and Jahn S., **Compact macromodelling of operational amplifiers with equation defined devices**, International Journal of Electronics, 96(2), pp. 109-122, February 2009, DOI:10.1080/00207210802580288, ISSN : 0020-7217.
- Brinson M. and Jahn S., **Modelling of high-frequency inductance with Qucs non-linear radio frequency equation-defined devices**, International Journal of Electronics, 96(3), March 2009, DOI:10.1080/00207210802640603, ISSN : 0020-7217.
- Brinson M.E., Jahn S. and Nabijou H., **Z Domain delay subcircuits and compact Verilog-A macromodels for mixed-mode sampled data circuit simulation**, Test Technology Technical Council (TTTC) of the IEEE Computer Society, Radioelectronics & Informatics Journal, Vol. 45, No. 2, pp. 14-20, April/June 2009. ISSN 1563-0064.
- Brinson M.E. and Nabijou H., **Adaptive subcircuits and compact Verilog-A macromodels as integrated design and analysis blocks in Qucs circuit simulation**, International Journal of Electronics, Vol. 98 (5), pp. 631-645, May 2011. DOI: 10.1080/00207217.2011.562452.
- Brinson M.E., Jahn S. and Nabijou H., **A tabular source approach to modelling and simulating device and circuit noise in the time domain**, International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, Vol 26(6), pp. 555-567, November/December 2011. DOI: 10.1002/jnm801.
- Brinson M. and Jahn S., **Compact device modelling for established and emerging technologies with the Qucs GPL circuit simulator**, Mixed design of Integrated Circuits and Systems (MIXDES) 2009, Proceedings of the 16 International Conference, pp. 39-44, Lodz, Poland, June 2009. ISBN 978-1-4244-4798-5.  
INSPEC Accession Number: 10928855. Available from: [http://ieeexplore.ieee.org/xpl/freeabs\\_all.jsp?arnumber=5289598](http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=5289598).
- Brinson M.E., Jahn S. and Nabijou H., **A hybrid Verilog-A and equation-defined subcircuit approach to MOS switched current analog cell modeling and simulation in the transient and large signal AC domains**, Mixed design of Integrated Circuits and Systems (MIXDES) 2010, Proceedings of the 17 International Conference, pp. 3-48, Wroclaw, Poland, June 2010.ISBN 978-1-4244-7011-2, INSPEC Accession Number: 11487844. Available from:[http://ieeexplore.ieee.org/xpl/freeabs\\_all.jsp?arnumber=5551306](http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=5551306)
- Brinson M.E., Jahn S. and Nabijou H., **Adaptive EPFL-EKV long and short channel MOS device models for Qucs, SPICE and Modelica circuit simulation**, Mixed design of Integrated Circuits and Systems (MIXDES) 2011, Proceedings of the 18 International Conference, pp. 65-70, Gliwice, Poland, June 2011.  
ISBN 978-1-4577-0304-1. INSPEC Accession Number: 12219696. Available from:[http://ieeexplore.ieee.org/xpl/freeabs\\_all.jsp?arnumber=6016035](http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6016035)
- Jahn S., Brinson M.E., Margraf M., Parruitte H., Arduin B., Nenzi P., and Lemaitre L., **GNU simulators supporting Verilog-A compact model standardization**, MOS-AK International Meeting, Premstaetten, Germany, March 2007. Available from:[http://www.mos-ak.org/premstaetten/papers/MOS-AK\\_QUCS\\_ngspice\\_ADMS.pdf](http://www.mos-ak.org/premstaetten/papers/MOS-AK_QUCS_ngspice_ADMS.pdf)
- Brinson M. and Jahn S., **Building device models and circuit macromodels with the Qucs GPL simulator** : A demonstration, Presentation to the European Network on Compact Modelling (COMON), Frankfurt(O), Germany, 2 April 2009. Available from: [http://www.mos-ak.org/frankfurt\\_o/papers/M\\_Brinson\\_Qucs\\_COMON\\_April\\_2\\_2009\\_final.pdf](http://www.mos-ak.org/frankfurt_o/papers/M_Brinson_Qucs_COMON_April_2_2009_final.pdf)
- Brinson M., Jahn S. and Cullinan M., **Advances in compact semiconductor device modelling and circuit macromodelling with the Qucs GPL circuit simulator**, MOS-AK International Meeting, Frankfurt(O), Germany, 3 April 2009. Available from: [http://www.mos-ak.org/frankfurt\\_o/papers/P\\_7\\_Brinson\\_MOS-AK\\_April\\_2009\\_final.pdf](http://www.mos-ak.org/frankfurt_o/papers/P_7_Brinson_MOS-AK_April_2009_final.pdf)
- Brinson M.E., Jahn S. and Nabijou H., **Qucs, SPICE and Modelica equation-defined modelling techniques for the construction of compact device models based on a common model template structure**, MOS-AK/GSA International workshop on the frontiers of compact modeling for advanced analog/RF applications, Université Pierre et Marie Curie, Paris, April 2011. Available from: [http://www.mos-ak.org/paris/papers/P06\\_Brinson\\_MOS-AK\\_Paris.pdf](http://www.mos-ak.org/paris/papers/P06_Brinson_MOS-AK_Paris.pdf)

**NEW BOOK: Open Source/GNU CAD for Compact Modelling**, Editors: Wladek Grabinski and Daniel Tomaszewski. Publisher: Mark de Jongh [[Mark.de.Jongh@springer.sbm.com](mailto:Mark.de.Jongh@springer.sbm.com)], [www.springer-sbm.com](http://www.springer-sbm.com).  
Chapter 5: M.E. Brinson, **Schematic entry and circuit simulation with Qucs**.  
Chapter 6: M.E. Brinson, **Qucs modelling and simulation of analogue/RF devices and circuits**.

