An outline of Qucs-S compact device modelling: History and capabilities: Part 1: Equation-Defined Device (EDD) modelling to Verilog-A module synthesis

Mike Brinson <sup>1</sup>, mbrin72043@yahoo.co.uk. Vadim Kuznetsov <sup>2</sup>, ra3xdh@gmail.com

<sup>1</sup>Centre for Communications Technology, London Metropolitan University, UK

<sup>2</sup>Bauman Moscow Technical University, Russia



Presented at IEEE ED Mini-Colloquium, Bygoszcz, Poland, 21 June 2017 1/33

Qucs-S Internet facilities: documentation and software download sites

Oucs-S: Oucs with SPICE

https://ra3xdh.github.io/

#### **Oucs-S: Oucs with SPICE**

#### Download links is based on stable Oucs-0.0.19-

The latest stable release is Oucs-0.0.19S. It

News

- Documentation: https://gucshelp.readthedocs.io/en/spice4gucs/
- Source tarball: gucs-0.0.19S.tar.gz
- Debian repository (32 and 64 bit packages), buit with openSUSE OBS: • Debian 8 "lessy" at: download.opensuse.org
  - Debian 7 "Wheezy" at: download.opensuse.org
- Windows installer (Zipped EXE): aucs-0.0.19S-setup.zip

#### (Installation instructions...)

- Ianuary, 26, 2017 Oucs-S 0.0.19 is released! The first stable release. Release announcement
- November 8, 2016 Oucs-S RC8 released. Release notes and download link
- · Sentember 3, 2016 Qucs-S RC7 released. Release notes and download link
- May 15, 2016 Qucs-S RC6 released. Release notes and download link
- March 23, 2016 Qucs-S RC5 released. Release notes and download link
- · January 31, 2016 Qucs-S RC4 released. Release notes and download link
- August 29, 2015 Oucs-S BC3 released.
- July 28, 2015 Qucs-S RC2 released.
- July 25, 2015Oucs-S RC1 released.

#### Simulation example with Oucs-S and Ngspice



(More screenshots...)

#### What is Oucs-S?

Oucs-S is a spin-off of the Oucs cross-platform circuit simulator. "S" letter indicates SPICE. The purpose of the Oucs-S subproject is to use free SPICE circuit simulation kernels with the Oucs GUI. It merges the power of SPICE and the simplicity of the Oucs GUI. Oucs intentionally uses its own SPICE incompatible simulation kernel Oucsator. It has advanced RF and AC domain simulation features, but the most of existing industrial SPICE models are incompatible with it. Oucs S is not a simulator by itself, but it requires to use a simulation backend with it. The schematic document format of Oucs and Oucs-S are fully compatible. Oucs-S allows to use the following simulation kernels with it:

- Ngspice is recommended to use. Ngspice is powerful mixed-level/mixed-signal circuit simulator. The most of industrial SPICE models are compatible with Naspice. It has an excellent performance for time-domain simulation of switching circuits and powerful postprocessor.
- XYCE is a new SPICE-compatible circuit simulator written by Sandia from the scratch. It supports basic SPICE simulation types and has an advances RF simulation features such as Harmonic balance simulation.
- SpiceOpus is developed by the Faculty of Electrical Engineering of the Liubliana University. It based on the SPICE-3f5 code
- · Quesator as backward compatible



### History of Qucs-S compact device modelling

- 21 Feb 2007 : Implementation of subcircuit parameters. Allow equation variables and sweep parameters in component properties and subcircuit parameters. Equations can be placed in subcircuits.
- 24 Feb 2007 : Input parameters of components can be used in Qucs-S equations.
- 21 Apr 2007 : Support for symbolically defined devices (EDD). ONLY explicit equations allowed.
- 2 Sep 2007 : Allow number engineering notation in equations (pre- and post-processing as well as EDD).
- Oct 2007 : Using ADMS to translate Verilog-AMS device models into C++ code. Manual compiling and linking of model C++ CODE.
- 2008 to 2011 : Generation of Verilog-A compact semiconductor device models.
- 3 Mar 2011 : Implementation of interactive GNU Octave connection to Qucs-S.
- 31 Aug 2014: Dynamic compilation and loading of Verilog-A modules, Addition of a full ADMS/Qucs "turn key" Verilog-A compact device modelling system to Qucs. Users are no longer required to manually edit C++ code and build system to be able to run Verilog-A models. Uses ADMS 2.3.4.
- 23 Nov 2014 : Synthesis/translation of Qucs-S schematics/netlists to SPICE style netlists.
- 2014 to 2015 : Full set of SPICE commands added, for example .PARAM, and .OPTION.
- 2014 to 2015 : Full set of SPICE components added.
- 24 Aug 2015 : Verilog-A "Turn-Key" module synthesiser added.
- 28 Sept 2015 : Ques PlotVs() function added to Ques-S.
- 9 March 2016 : XSPICE distributed analogue device models and user defined Code Models added.
- 8 April 2016 : Addition of XSPICE Code Models in user generated model libraries.
- 4 Nov 2016 : Start developing XSPICE "Turn-Key" Code Model synthesiser.
- I Feb 2017 : EDD maximum number of branches increased from 8 to 20.
- 5 March 2017 : Added .FUNC and .include-script components.
- 2017 ...... : Continuing Qucs-S development in preparation for release 0.0.20.

## A flow chart showing Qucs-S compact modelling facilities and data movement



1. Qucs-S allows the selection of the simulation engine to use.

- 2. Available simulation components depends on the simulation engine chosen.
- 3. Users may select either Qucs-S or Qctave post-processing of simulator data.



Building compact device models with Qucs-S: 1 Specification of the static and dynamic device properties of a semiconductor step recovery diode example

• In this presentation a compact model for a semiconductor step diode has been chosen to illustrate the different model building tools implemented by Qucs-S. This choice of model is deliberate because it's properties are well known, making the operation of the modelling tools easier to follow and understand.

• Non-linear static ld-Vd characteristics :  

$$Id = IST2 \cdot (exp(Vd/(N \cdot Vt(T2)))) - 1.0) + GMIN \cdot Vd, \text{ where}$$

$$Vd = V(Anode, Cathode),$$

$$T1 = TNOM + 273.15,$$

$$T2 = TEMP + 273.15,$$

$$Vt(T2) = (k \cdot T2)/q,$$

$$IST2 = IS \cdot AREA \cdot (T2/T1)^{XTN/N} \cdot exp(-Eg(300)/Vt(T2)),$$

$$Eg(T) = Eg - (7.02e - 4 \cdot T \cdot T)/(1108.0 + T), \text{ here}$$

$$k \text{ is the Boltzmann constant and } q \text{ the elementary charge. Other physical}$$

$$parameters have their usual meaning: AREA = 1, N = 1, IS = 1e - 14,$$

$$XTI = 3.0, Eg = 1.16, TNOM = 26.85, TEMP = 26.85 \text{ and } GMIN = 1e - 9.$$



Building compact device models with Qucs-S: 1 Specification of the static and dynamic device properties of a semiconductor step recovery diode example

• Reverse breakdown voltage :  $K2 = 1.0/(N \cdot Vt(T2)), K5 = N \cdot Vt(T2), IBVEFF = IBV \cdot AREA$   $IDBV = -IST2 \cdot (limexp(-BV \cdot K2) - 1.0),$   $BVEFF = (IBVEFF > IDBV)?BV - K5 \cdot ln(IBVEFF/IDBV) : BV,$   $Id = -IST2 \cdot (limexp(-(BVEFF - Vd) \cdot K2) - 1.0 + BVEFF \cdot K2),$  where the breakdown physical parameters have their usual meaning: BV = 4.5, and IBV = 1e - 3.

• Basic semiconductor diode depletion charge :  $Qdep = (Vd \ge 0.0)?CJ0T2 \cdot (Vd + P11 \cdot Vd \cdot Vd) : P6 \cdot (1 - (1 - Vd/JT2)^{P7}),$ where  $CJ0T2 = CJ0 \cdot AREA, P11 = M/(2 \cdot VJ), P6 = (CJ0T2 \cdot VJT2)/P7,$  P7 = 1 - M, and  $VJT2 = (T2 \cdot VJ)/T1 - 2 \cdot Vt(T2) \cdot ln(T2/T1)^{1.5} - ((T2 \cdot Eg(T1)/T1) - Eg(T2),$ where the depletion capacitor physical parameters have their usual meaning: CJ0 = 1e - 12, VJ = 1.0 and M = 0.5.



Building compact device models with Qucs-S: 1 Specification of the static and dynamic device properties of a semiconductor step recovery diode example

- Noise current :  $i^{\overline{2}} = 2 \cdot q \cdot Id \cdot \Delta f + \frac{Kf \cdot Id^{Af}}{f} \cdot \Delta f + \frac{4 \cdot K \cdot T}{Rs} \cdot \Delta f$ , where the noise physical parameters have their usual meaning: Kf = 0.0, Af = 1.0.
- Basic semiconductor diode diffusion charge :  $Qdiff = TT \cdot Id$
- Step recovery diode charge :  $Qd = (Vd \le 0.0)?CJ0 * Vd : 0.0,$   $Qd = (Vd > 0.0)\&\&(Vd < FCP)?C1 * (Vd + C2)^2 - C3 : 0.0,$  Qd = (Vd > 0.0)&&(Vd > FCP)?Cf \* Vd - Cf : 0.0, where FCP = FC \* VJ, Cf = TAU/Rs, Cm = Cf - CJ0, C1 = Cf - CJ)/2 \* FCP, C2 = (CJ0 \* FCP)/Cn, C3 = (CJ0 \* CJ0 \* FCP)/(2 \* Cm), C4 = Cm \* FCP/2,where the capacitor physical parameters have their usual meaning: TAU = 2e - 9, Rs = 0.1, FC = 0.5.



# Qucs-S Equation-defined components - subcircuit/macromodel design equations

Qucs-S equation blocks can be used as a design aid to calculate component values at the start of a simulation sequence. Unlike Qucs the order of the equations in a Qucs-S block is important. Right hand variables must be calculated before use. Multiple blocks are combined by Qucs.

> RC1 R=rc1

> > RE1

CEE

C=cee

R=re1 IEE R=re2

PINN

0-

RC2

C=c1

Bf=b1 Bf=b2

I-iee

B=rc2

T2 LP\_IN\_P

Is=is1 Is=is2

RE2

REE

Raree

P\_VEE

Adds a design element to subcircuits.



Boyle OP AMP macromodel

Ques **%** 

## Qucs-S: Subcircuit / macromodels



Green denotes light source and light bus



### Qucs-S: Nonlinear equation defined devices (EDD)



- EDD is a multiterminal nonlinear component with branch currents that can be functions of EDD branch voltage, and stored charge that can be a function of both EDD branch voltages and currents
- · EDD is similar, but more advanced to the SPICE 3f5 B type I or V controlled sources
- EDD can be combined with conventional circuit components and Qucs-S equation blocks when constructing compact device models and subcircuit macromodels
- EDD is an advanced component, allowing users to construct prototype experimental models from a set of equations derived from physical device properties
- · EDD operator d/dt is undertaken internally by Qucs-S
- · Qucs-S EDD can have a maximum of 20 two terminal branches

Jahn S. & Brinson M.E. (2008). Interactive compact device modelling using Qucs equation-defined devices. International Journal of Numerical Modelling: Electrical Networks, Devices and Fields, 21:335-349, DOI:10.1002/jnm.676, John Wiley & Sons, Ltd.



Brinson M.E. & Jahn S. (2009), Qucs: A GPL software package for simulation, compact device modelling and circuit macromodelling from DC to RF and beyond, International Journal of Numerical Modelling: Electrical Networks, Devices and Fields, 22:297-319, DOI:10.1002/jnm.702, John Wiley & Sons, Ltd.

### Qucs-S: An EDD compact model of a semiconductor diode, including noise





## Qucs-S: An EDD compact model of a semiconductor diode, typical simulation data





### Qucs-S: An EDD compact model of a step recovery semiconductor diode



If IrecSWITCH == 1 then CdepSWITCH and CdiffSWITCH over-riden

noise model not included



## Qucs-S: Test circuit and simulation data for the step recovery semiconductor diode model





### Generating Qucs-S Verilog-A compact device models: Introduction

 The following diagram illustrates the initial stage in the construction of a Ques Verilog-A compact device model.





## Relationships between Qucs-S schematic symbols and Verilog-A code fragments

#### Fundamental EDD blocks



A maximum of 20 two port branches are now allowed per EDD.



## MOT-ADMS: Introduction to the basic Verilog-A subset available with ADMS

#### The MOT-ADMS software is supplied with little documentation! These brief notes provide a basic introduction to the MOT-ADMS Verilog-A subset

- · Verilog-A is a case sensitive language
- Comments: single line comments start with *II*, block comments begin with *I\** and end with *\*I*
- Identifiers are sequences of letters, digits, dollar signs '\$' and the underscore '\_'; the first letter of an identifier must not be a digit
- MOT-ADMS version 2.30 keywords: parameter, aliasparameter, aliasparam, module, endmodule, function, endfunction, discipline, potential, flow, domain, ground, enddiscipline, nature, endnature, input, output, inout, branch, analog, begin, end, if, while, case, endcase, default, for, else, integer, real, string, from, exclude, inf, INF
- Compiler directives: `define,`undef, `ifdef, `else, `endif, `include
- · Data types: integers, reals and strings
- Predefined constants in "constants.vams": `M\_PI, `M\_TWO\_PI, `M\_PI\_2, `M\_PI\_4, `M\_1\_PI, `M\_2\_PI, `M\_2\_SQRTPI, `M\_E, `M\_LOG2E, `M\_LOG10E, `M\_LN2, `M\_LN10, `M\_SQRT2, `M\_SQRT1\_2, `P\_Q, `P\_C, `P\_K, `P\_H,`P\_EPS0, `P\_U0, `P\_CELSIUS0
- Variables are named objects that contain a value of a particular type. They are initialised to zero or unknown. They retain their value until changed by an assignment statement.



# $\mathsf{MOT}\text{-}\mathsf{ADMS}\text{:}$ Introduction to the basic Verilog-A subset available with ADMS; continued

- Parameters are declared using statements of the form: parameter integer size=16; parameter real period = 1.0 from (0:inf); parameter integer dir = 1 from [-1:1] exclude 0;
- · Verilog-A natures and disciplines ae listed in file "disciplines.vams"
- Port, net and node examples in Verilog-A:

module amp(out1, in1); input in1; output out1; electrical out1, in1;

- Branches declared with statement branch (n1,n2) b1;
- Signal access function examples: V(n2), I(n), V(b1), I(b1), V(n,m), I(n,m)
- Current contribution examples:

l(diode) <+ ls\*(limexp(V(diode)/\$vt)-1);

I(diode) <+ ddt(-2\*cj0\*phi\*sqrt(1-V(diode)/phi));

- MOT-ADMS allows an extensive range of Verilog-AMS operators and mathematical functions
- Environmental Functions: \$temperature, \$vt, \$strobe, \$finish, \$given, \$parameter\_given
- Analogue operators: @(initial\_step), @(final\_step), @(initial\_model), @(initial\_instance)



# MOT-ADMS: Introduction to the basic Verilog-A subset available with ADMS; continued



8. User defined functions and function calls.



## Generating Qucs-S Verilog-A compact device models: original user controlled construction of Verilog-A models using static C libraries



- 3. Add new model symbol to Qucs C++ code
- 4. Compile and link Qucs static C++ code to generate new version of Qucs



## Generating Qucs Verilog-A compact device models: C++ code patches; model REGISTRATION process



Qucs-0.0.19S includes the first release of a GPL Verilog-A synthesis tool for compact device modelling.

- The Qucs-0.0.19-S Verilog-A synthesizer is a basic working version of this new open source ECAD tool.
- Generated synthesized Verilog-A code is relatively basic and has to be optimized manually for speed. However, it is expected that in the future its operation will improve as development of the Qucs synthesizer progresses.
- Circuits and Verilog-A synthesized models can be constructed from the following Qucs/SPICE built in components:





#### Data flow through the Qucs GPL compact device modelling tool set.





Synthesis of a SPICE like compact semiconductor diode model: static  $I_d$  and dynamic capacitance model plus synthesized Verilog-A module code.





D1

12-0

### Introduction to the Qucs GPL Verilog-A module synthesizer: Part V

Synthesis of a SPICE like semiconductor diode model: simulated static and dynamic characteristics.





## Verilog-A synthesis of a SPICE like semiconductor diode model: temperature effects





### Introduction to the Qucs GPL Verilog-A module synthesizer: Part VII

Verilog-A synthesis of a SPICE like semiconductor diode model: simulated  $I_d - V_d$  temperature effects.





#### Simulation data for Qucs EDD model and built-in diode model

Simulation data for Verilog-A model and built-in diode model

27 / 33

Verilog-A synthesis of semiconductor device shot and flicker noise: EDD models and Verilog-A module code.



Include "disciplines.vams" Include "constants.vams" module Shot, NoiseR1(P1, P2, P3, P4); Inst P1, P0, P2, P4
Inout P1, P2, P3, P4;
electrical hShot, P2, P1, P3, P4;
analog begin
@(initial_model)
begin
end
l(nShot) <+ (-V(nShot))/( 1 );
I(nShot) <+ white noise(1,"shot" );
I(P2,P1) <+ V(P2,P1)/( 1e-3 );
I(P3,P4) <+ sqrt(2**Po*((V(P1,P2)*1e3)+1e-20))*V(nShot);
end
andmadula
enunioquie

#### Synthesized Verilog-A module code





Verilog-A synthesis of semiconductor device shot and flicker noise: small signal AC domain simulation data.





Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS  $I_{ds} = f(V_d, V_g, V_s, V_b)$  model for a transistor operating in long channel mode.



Qucs EDD EKV2p6 lds=f(Vd, Vg, Vs, Vb) model

Synthesized EKV2p6 Ids=f(Vd, Vg, Vs, Vb) Verilog-A code



### Introduction to the Qucs GPL Verilog-A module synthesizer: Part XI

Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS  $I_{ds} = f(V_d, V_g, V_s, V_b)$  swept DC simulation data.

1 - 2



31/33

## Verilog-A synthesis of multi-EDD models: Optimization of Qucs synthesized Verilog-A module code for speed.



### A comment on the Qucs simulation process:

Simple simulation run time tests indicate that the optimized EKV2p6 Verilog-A model simulation speed is at least 30X faster than the interactive EDD model.



An outline of Qucs-S compact device modelling: History and capabilities: Part 1– From Equation-Defined Device (EDD) modelling to Verilog-A module synthesis

End of Part 1

