

Qucs: Current and planned circuit simulation and device modelling developments; a review

Mike Brinson ¹, mbrin72043@yahoo.co.uk.
Richard Crozier ², richard.crozier@yahoo.co.uk
Vadim Kuznetsov ³, ra3xdh@gmail.com
Clemens Novak ⁴, clemens@familie-novak.net
Bastien Roucaries ⁵, bastien.roucaries@satie.ens-cauchan.fr
Felix Salfelder ⁶, felix<notifications@github.com>
Frans Schreuder ⁷, fransschreuder@gmail.com
Guilherme Brondani Torri ⁴, guitorri@gmail.com

¹Centre for Communications Technology, London Metropolitan University, UK

²The University of Edinburgh, UK

³Bauman Moscow Technical University, Russia

⁴Qucs Developer

⁵Laboratoire SATIE — CNRS UMR 8929, Université de Cergy-Pontoise, ENS Cachan, FR

⁶Gnucap and Qucs Developer

⁷Nikhef, Amsterdam, NL

Plus contributions from the Qucs "User Community"



Qucs: Current and planned circuit simulation and device modelling developments; a review

- Qucs-0.0.19 and Qucs-0.0.19-S-RC4:
 - 1. Background and release details
 - 2. Review of changes and improvements
- Qucs Verilog-A modelling: current position and the way forward with AMS and compact semiconductor device models?
 - 1. Background - free non-GPL model licences?
 - 2. New release of ADMS under GPL 3
 - 3. Possible solution to compact device modelling problems
- Qucs development after release 0.0.19: the way forward to Qucs-0.0.20; more improvements and merging of Qucs and Qucs-S branches
 - 1. Qucs-0.0.19: work in progress
 - 2. Qucs-0.0.19-S: work in progress
 - 3. Structure after merging Qucs-0.0.19 and Qucs-0.0.19-S ? - (Wish list)
 - 4. Integrated compact modelling capabilities
- Summary



Qucs-0.0.19: background, features and release details

Features	Extensible
GUI/IDE	SPICE netlist import
Schematic capture	Verilog-A model builder
	Octave/MATLAB support
Simulation tools	Dependencies
Qucsator	C++ compiler
Optimizer (ASCO)	Qt4 (with Qt3 support)
Icarus-Verilog	Autotools / CMake
FreeHDL (VHDL)	gperf / flex / bison
Data visualization	ADMS
Equation system	LaTeX
Component library	
Design/synthesis tools	

Background

Qucs schematic	Qucsator simulator	Qucsconv converter
Schematic to netlist	DC	SPICE to Qucs
Schematic to print	Transient	SPICE to Qucslib
Dump components data	AC	vcfd to Qucsdata
	AC Noise	qcdsdata to csv
	S-Parameter	Qucsdata to Touchstone
	S-Parameter Noise	citi to Qucsdata
	(Harmonic Balance)	Touchstone to Qucsdata
Custom file formats		csv to Qucsdata
Schematic		zvr to Qucsdata
Library		mdl to Qucsdata
Netlist		Qucsdata to MATLAB/Octave
Data file		

Operation

Release 0.0.19 (February 05, 2016)
Bug fixing, usability improvements, build system cleanup
Ongoing port Qt3Support to Qt4
New active-filter synthesis tool
Integration of regression tests, qucs-test repository
Removal of non-GPL models

Release date and improvements

1) Source tarball:	Release locations
http://sourceforge.net/projects/qucs/files/qucs/0.0.19-snapshots/qucs-0.0.19-160204-git-83cc216.tar.gz	
The latest build instructions can be found at: https://github.com/Qucs/qucs/blob/master/README.md	
On Windows, perhaps the easiest way is to use MSYS2. The AppVeyor script gives a good idea on how to proceed: https://github.com/Qucs/qucs/blob/master/.appveyor.yml	
2) Binaries for Windows 64bit:	
http://sourceforge.net/projects/qucs/files/qucs-binary/0.0.19-snapshots/qucs-0.0.19-160204-git-83cc216-win64.zip	
http://sourceforge.net/projects/qucs/files/qucs-binary/0.0.19-snapshots/qucs-0.0.19-160204-git-83cc216-win64.exe	



Qucs-0.0.19-S: background, features and release details

Features	Extensible
GUI/IDE	SPICE netlist import
Schematic capture	Verilog-A model builder
	Verilog-A model synthesizer
	Octave/MATLAB support
Simulation tools	Dependencies
Qucsator	C++ compiler
Ngspice	Qt4 (with Qt3 support)
Xyce (serial)	Autotools / CMake
Xyce (parallel)	gperf / flex / bison
SpiceOpus	ADMS
Optimizer (ASCO)	LaTeX
Icarus-Verilog	
FreeHDL (VHDL)	
Data visualization	
Equation system	
Component library	
Design/synthesis tools	

Background

Qucs schematic	Qucsator	Qucsconv converter
Schematic to netlist	DC	SPICE to Qucs
Schematic to print	Transient	SPICE to Qucslib
Dump components data	AC	vcd to Qucsdata
	AC Noise	Qucsdata to csv
Custom file formats	S-Parameter	Qucsdata to Touchstone
Schematic	S-Parameter Noise	citi to Qucsdata
Library	(Harmonic Balance)	Touchstone to Qucsdata
Netlist	SPICE	csv to Qucsdata
Data file	DC	zvr to Qucsdata
	Transient	mdl to Qucsdata
SPICE specific commands	AC	Qucsdata to MATLAB/Octave
.PARAM .GLOBAL	Noise	
.OPTIONS .IC	Harmonic Balance (Xyce)	
.NODESET .MODEL	Fourier	
.INCLUDE	Distortion	
	Pole-zero	
nutmeg (ngspice)	Custom (Ngspice)	

Operation

Release 0.0.19-S-rc4 (January, 2016)
Added Pole-Zero analysis with Ngspice
Added XSPICE analogue devices **Release date and improvements**
Added magnetic core models
Added .MODEL and .INCLUDE directives support
Added new Transformers library for Qucs+Ngspice
Unified SPICE components icons
Added PlotVs() emulation for SPICE
Fixed different bugs including bugfixes from Qucs-0.0.19

- 1) Source tarball: <https://github.com/ra3xdh/qucs/releases/tag/0.0.19S-rc4qucs-0.0.19S-rc4.tar.gz>
Source code: [https://github.com/ra3xdh/qucs/releases/tag/Source code \(zip\)](https://github.com/ra3xdh/qucs/releases/tag/Source%20code%20(zip))
[https://github.com/ra3xdh/qucs/releases/tag/Source code \(tar.gz\)](https://github.com/ra3xdh/qucs/releases/tag/Source%20code%20(tar.gz))
Follow official build instructions at <https://github.com/Qucs/qucs> to build executables from the source tarball.
 - 2) Binary for Windows 64bit: <https://github.com/ra3xdh/qucs/releases/tag/qucs-0.0.19S-rc4-setup.exe>
 - 3) spice4qucs-help documentation: <https://qucs-help.readthedocs.org/en/spice4qucs/index.html>
- Release locations**



Qucs-0.0.19-S additional SPICE and XSPICE component, control and simulation icons

MODEL
SpiceModel1
Line_1 =.MODEL DIODE1 D(BF=50 Is=1e-13 Vbf = 50)

.INCLUDE
Spiceinclude1
File=~/home/user/library/inc

Fourier simulation
FOUR1
Type=TR1
Sim=TR1
numfreq=10
F0=1kHz
Stop=10 kHz
Points=100
Vars=V(1)

Distortion simulation
DISTO1
Type=lin
Start=1 Hz
Stop=10 kHz
Points=100

Ngspace custom simulation
CUSTOM1
SpiceCode=
AC LIN 2000 100 10MEG
let K=V(1)/V(2)


Noise simulation
NOISE1
Type=lin
Start=1 Hz
Stop=10 kHz
Points=100
Output=v(node1)
Source=V1

Pole-Zero simulation
PZ1
Input=in 0
Output=out 0
TF_type=vol
PZ_mode=pz

Fourier simulation → Ngspace and Xyce
 Distortion simulation → Ngspace and SPICEOPUS
 Ngspace custom simulation
 Noise simulation
 Pole-Zero simulation
 Symbol Key



Qucs-0.0.19-S XSPICE standard models: (1) S domain transfer function block



Nutmeg

NutmegEq1

Simulation=ac

TF_gain=dB(V(nVout)/V(nVin))

SDF1

A=Cheby_LP_3kHz

A_Line 2=..model Cheby_LP_3kHz s_xfer

A_Line 3+= (in_offset = 0.0 gain = 1.0

A_Line 4+= num_coeff = [1.0] denormalized_freq = 10000

A_Line 5+= den_coeff = [1.0 1.42562 1.51629]

A_Line 6+= int_ic = [0 0]

ac simulation

AC1

Type=log

Start=0.1 Hz

Stop=100 kHz

Points=121

transient simulation

TR1

Type=lin

Start=0

Stop=5 ms

Fourier simulation







FOUR1

Sim=TR1




numfreq=10

F0=1kHz

Vars=V(nvin) V(nvout)



Qucs-0.0.19-S XSPICE standard models: (2) non-linear transformer and magnetic core blocks



Qucs-0.0.19-S XSPICE standard models: (3) non-linear transformer and magnetic core block macromodel example

CORE1

A =Steel_core


A_Line 2=.model Steel_core core length = 0.2 area=2e-4

A_Line 3+= H_array= [-10000 -9000 -8000 -7000 -6000 -5000 -4000 -3000 -2500 -2000 -1500 -1000 -750 -500 -250 0

A_Line 4+= 250 500 750 1000 1500 2000 2500 3000 4000 5000 6000 7000 8000 9000 10000]

A_Line 5+= B_array=[-1.506 -1.504 -1.5035 -1.503 -1.502 -1.501 -1.5005 -1.5 -1.48 -1.45 -1.37 -1.0 -0.825 -0.55 -0.3 0

A_Line 6+= 0.3 0.55 0.825 1.0 1.37 1.45 1.48 1.5 1.5005 1.501 1.502 1.503 1.5035 1.504 1.506])



ICOUPLE1

A =Plicouple

A_Line 2=.model Plicouple Icouple (num_turns={ntp})

CORE2

A =Steel_core

A_Line 2=.model Steel_core core length = 0.2 area=2e-4

ICOUPLE2

A =Slicouple

A_Line 2=.model Slicouple Icouple (num_turns={nts1})

ICOUPLE3

A =Slicouple


A_Line 2=.model Slicouple Icouple (num_turns={nts2})

CORE3

A =Steel_core


A_Line 2=.model Steel_core core length = 0.2 area=2e-4

Qucs-0.0.19-S two port network analysis: new probes, parameter conversion subcircuits and nutmeg parameter conversion blocks



ac simulation

AC1
Type=log
Start=1e8
Stop=3e10
Points=1487







dc simulation

DC1


Nutmeg

```

Y_Param_Extraction1
Simulation=ac
Y11_phase=cph(y11)*180/pi
Y11_mag=mag(y11)
Y12_mag=mag(y12)
Y12_phase=cph(y12)*180/pi
Y22_phase=cph(y22)*180/pi
Y22_mag=mag(y22)
Y21_phase=cph(y21)*180/pi
Y21_mag=mag(y21)
    
```




Qucs-0.0.19-S Ngspice and Xyce new simulation features: (1) An example Pole-Zero analysis with Qucs and Ngspice




Qucs-0.0.19-S Ngspice and Xyce new simulation features: (2) SPICE .MODEL directive support

- The SPICE .MODEL directive allows use of unmodified SPICE modelcards provided by electronic devices manufacturers
- Place a .MODEL directive on a schematic then copy a SPICE model from a component datasheet, finally pasting it on the .model directive
- An example of .MODEL attachment for a JFET




Qucs-0.0.19-S Ngspice and Xyce new simulation features: (3) Qucs PlotVs() support

- Ngspice has no PlotVs() equivalent for the generation of user defined data plots
- With Qucs-0.0.19-S the PlotVs() processing function has been moved to the GUI level in order to provide this feature. Qucs-0.0.19-S makes use of the @ symbol to specify X-variable





Qucs-0.0.19-S Ngspice and Xyce new simulation features: (3) Qucs PlotVs() support continued

- An example of PlotVs() usage for frequency and time-domain simulation




Qucs-0.0.19-S Ngspice and Xyce new simulation features: (4) FFT spectrum analysis with Nutmeg scripting

- Use nutmeg scripts with "Ngspice Custom simulation" to obtain the output spectrum
- .INCLUDE directive allows attachment of unchanged SPICE libraries to a schematic with the new SPICE-compatible devices symbols



Qucs-0.0.19-S Ngspice and Xyce new simulation features: (5) Single ended thermionic valve (tube) amplifier; demonstration of SPICE model usage and the new XSPICE transformer library



Qucs Verilog-A modelling: current position and the way forward with ADMS and compact semiconductor device models?

- 1. Background - free non-GPL model licences?

Problems: Free model code but not GPL because, for example:

agree not to charge, under GPL the code is free, but people can charge for a nicely packaged source, as long there are other ways to get the source for free;
agree to acknowledge ... in the documentation, this originates in the original BSD license, the advertising clause, which is incompatible with GPL and has been removed in new BSD licenses.

agree to obey all government restrictions, *which government?* this adds on top of what is allowed by GPL, which makes it incompatible;

Non-GPL Verilog-A device models removed from Qucs-0.0.19 as a temporary measure until a solution can be found. The same action will take place for Qucs-0.0.19-S when it is finally formally released or merged with Qucs-0.0.19.

- 2. New release of ADMS under GPL 3 - version adms-2.3.5

Add new simplified constants.vams and disciplines.vams. Tested to work with models currently in use by Qucs, Ngspice, Xyce and Gnuicap. Whenever these headers are used, adms informs the user about the availability of the standard headers at: <http://accellera.org/downloads/standards/v-ams>.

- 3. Possible solution to compact device modelling problems

In the future the Qucs team will try to work around the model license issues and provide Qucs users with a way to load these models dynamically. No solution ready yet.



QUCS + GNUCAP by Felix Salfelder

- Proof of concept based on old code fragments by Fabian Vallon,
- **gnucsator**, a gnuicap based qucsator supplemented by means of:
 - Input deck parser (qucsator input),
 - A few compatible components,
 - Command and semantics emulation (noninteractive, one-shot, probe-placement)
 - GNUCAP simulation data translated into Qucs dataset format ('.dat')
- Independent implementation, work in progress, see <https://www.github.com/QUCS/gnucsator>
- For proper integration: more work on both the front and back ends of the package needs to be done.



Work in progress : Qucs+GNUCAP; \$ QUCSATOR=qucsator qucs -i rc.sch

File Edit Positioning Insert Project Tools Simulation View Help

Main Dock rc.sch rc.dpl

diagrams

Cartesian Polar

Tabular Smith Chart

Admittance ... Polar-Smith...

Smith-Polar... 3D-Cartesian

Locus Curve Timing Diag...

Truth Table

V1
U=1 V
TH=1 ms
TL=1 ms

R1
R=50 Ohm

C1
C=1u

Pr1

time

number

transient simulation


TR1
Type=lin
Start=0
Stop=10m

V1, Pr1, Vt


time

time	Pr1.Vt
0	0
0.001	1
0.002	8.45e-10
0.003	1
0.004	8.47e-10
0.005	1
0.006	8.45e-10
0.007	1
0.008	8.45e-10
0.009	1
0.01	8.44e-10

Work in progress : Qucs+GNUCAP;\$ QUCSATOR=gnuccator.sh qucs -i rc.sch



Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 1 DC bias display on a schematic - press key F8



dc simulation

DC1



Parameter sweep

SW1
 Sim=DC1
 Type=lin
 Param=V1
 Start=-10
 Stop=10
 Points=41



Curtice1
 RG=1e-3
 RD=1e-3
 RS=1e-3
 VBR=0
 LG=0
 LD=0
 LS=0
 IS=10e-15
 N=1
 XTI=0
 EG=1.11
 Beta=3e-3
 Lambda=40e-3
 VT0=-6
 Temp=27
 Alpha=0.8
 CDS=300e-15
 TAU=10e-12
 RIN=1m
 CGS=300e-15
 CGD=300e-15

Parameter sweep

SW2
 Sim=SW1
 Type=lin
 Param=V2
 Start=-5
 Stop=0
 Points=6



Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 2 XSPICE code model subcircuits






.MODEL

```
zener1
Line_1=.MODEL Vref4p7 zener(V_breakdown=4.7 i_breakdown=20m
Line_2+= r_breakdown=1
Line_3+= i_rev=1e-6
Line_4+= i_sat=1e-12)
```

Parameter sweep

```
SW1
Sim=DC1
Type=lin
Param=V1
Start=0
Stop=-10
Points=201
```



```
* Qucs 0.0.19 Zener4p7.sch
.SUBCKT Zener4p7 nPA nPK
A NInt1 nPK Vref4p7
R1 NInt1 nPA 1
```

```
.MODEL Vref4p7 zener(V_breakdown=4.7
+ i_breakdown=20m
+ r_breakdown=1
+ i_rev=1e-6
+ i_sat=1e-12)
.ENDS
```


```
VPriz nVdc _net0 DC 0 AC 0
R1 nVz _net0 220
V1 nVdc 0 0
XZ1 nVz 0 Zener4p7
```

```
.control
set filetype=ascii
echo "" > spice4qucs.cir.noise
echo "" > spice4qucs.cir.pz
dc v1 0 -10 -0.04975 12
write Test_zener4p7_dc.txt VPriz#branch v(nVdc) v(nVz)
destroy all
reset
exit
.endc
.END
```

Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 3 XSPICE CodeModel support subsystem


- The "XSPICE generic device" component is the foundation for
 - Precompiled XSPICE device (*.cm) library support, and
 - Dynamic XSPICE CodeModels compilation system which allows **CodeModel sources to be attached to a schematic and compiled automatically at simulation time.**

- Precompiled CodeModel *.cm library attachment dataflow diagram




Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 4 "XSPICE generic device" component


- The "XSPICE generic device" component is a building block for the construction of user-defined A-devices. It is defined by a comma separated port list, with allowed XSPICE port designators, then attached to a SPICE .MODEL statement



Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 5 XSPICE "turn-key" model generation; compiler system dataflow diagram



Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 6 XSPICE diode model - (a) The Qucs-S subcircuit symbol and model circuit



XSPICE diode model based on:

1. P. Antognetti and G. Massobrio (Editors), "Semiconductor device modeling with SPICE, 1988, McGraw-Hill Book Company, New York, pp1-32.
2. S. Jahn and M.E. Brinson, "Interactive device modelling using Qucs equation-defined devices.", 2008, International Journal of Numerical Modelling: Electrical Networks, Devices and Fields, 21:335-249, DOI: 10.1002/jnm.676.

Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 6 XSPICE diode model - (b) The XSPICE Diode/func.mod code

```
diode cm model. 4 March 2016 Mike Brinson
```

This file contains the mode code for an experimental semiconductor diode model.
This is used as a test bench for constructing compact device models
using the Qucs-0.0.19-S automatic XSPICE CodeModel compiler system.

This is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2, or (at your option)
any later version.

```
*/
#define DERIVE 0
#include <math.h>
void cm_diode(ARGS)
{
    double Vt,temp, Vd, P1, P3, P4, PTNOM, PTEMP;
    double PIS, PAREA, PXTI, PEG, PN;
    double Tr, Is, temp, Id;
    double *derive;
    double exp80 = 5.5406334e34;
    double GMIN = 1e-12;

    PTNOM = PARAM(tnom)+273.15;
    PTEMP = TEMPERATURE+273.15;
    Vt,temp = 8.65387195e-5*PTEMP;
    PEG = PARAM(eg);
    PIS = PARAM(is);
    PN = PARAM(n);
    PAREA = PARAM(area);
    PXTI = PARAM(xti);

    P1 = 1/(PN*Vt,temp);
    Tr = PTEMP/PTNOM;
    Is,temp = PAREA*PIS*exp( (PXTI/PN)*log(Tr))*exp( (-PEG/Vt,temp)*(1.0-Tr));
    P3 = -5*PN;
    P4 = Is,temp*exp80;
```

```
if(!INIT) {
    cm_analog_alloc(DERIVE, sizeof(double));
    derive = (double *)cm_analog_get_ptr(DERIVE, 0);
    *derive = 0.0;
}
else {
    derive = (double *)cm_analog_get_ptr(DERIVE, 0);
}

if(ANALYSIS != AC) {
    Vd = INPUT(diode);
    if ( Vd > P3*Vt,temp ) {
        if (P1*Vd <= 80) {
            Id = Is,temp*(exp(P1*Vd)-1.0) + GMIN * Vd;
            OUTPUT(diode) = Id;
            *derive = P1*Is,temp*exp(P1*Vd)+GMIN;
            PARTIAL(diode, diode) = *derive;
        }
        else {
            Id = Is,temp*exp80*(1+(P1*Vd-80))+GMIN*Vd;
            OUTPUT(diode) = Id;
            *derive = P1*P4+GMIN;
            PARTIAL(diode, diode) = *derive;
        }
    }
    if ( Vd <= -5*PN*Vt,temp){
        Id = -Is,temp+GMIN*Vd;
        OUTPUT(diode) = Id;
        *derive = GMIN;
        PARTIAL(diode, diode) = *derive;
    }
}
}
```

Semiconductor diode
non-linear I_D / V_D
characteristics,
including Verilog-A
limexp function and
temperature effects.

Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 6 XSPICE diode model - (c) The XSPICE non-linear diode capacitance dnlcap/func.mod code

```

/ dnlcap cm model      4 March 2016  Mike Brinson
This file contains the model code for an experimental
semiconductor diode capacitance: both Cdep and Cdiff are modelled.
This is used as a test bench for constructing compact device models
with the Qucs-0.0.19-S automatic XSPICE CodeModel compiler system.
This is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2, or (at your option)
any later version.
*/
#define CVC 0
#include <math.h>
void cm_dnlcap(ARG5)
{
    Complex t ac_gain;
    static double PCJ0, PVJ, PM, PFC, PTT, PIS, PN;
    double P1, Vd, partial, Vt_temp;
    double PTEMP, W1, W, Wl, Rd;
    double *cvc;
    static double cap, F2, F3, cdep, derive, Id, P3, P4;
    double Rp = 1.0e12;
    double exp80 = 5.5406334e34;
    double GMIN = 1e-12;
    PTEMP = TEMPERATURE+273.15;
    Vt_temp = 8.65387195e-5*PTEMP;
    P1 = 1/(Vt_temp);
    if(!INIT==1) {
        cm_nalog_alloc(CVC, sizeof(double));
        cvc = (double *) cm_analog_get_ptr(CVC, 0);
        *cvc = 0.0;
        cap = 1e-18;
        derive = 1e-20;
        PCJ0 = PARAM(cj0);
        PVJ = PARAM(vj);
        PM = PARAM(m);
        PFC = PARAM(fc);
        PTT = PARAM(tt);
        PIS = PARAM(is);
        PN = PARAM(n);
        F2 = exp((1+PM)*log(1-PFC));
        F3 = 1-PFC*(1+PM);
        P4 = PIS*exp80;
    }
    else {
        cvc = (double *) cm_analog_get_ptr(CVC, 0);
    }
    if (ANALYSIS != AC) {
        Vd = *cvc;
        if (Vd > P3*Vt_temp) {
            if (P1*Vd < 80) {
                Id = PIS*(exp(P1*Vd)-1.0) + GMIN * Vd;
                derive = P1*PIS*exp(P1*Vd)+GMIN;
            }
            else {
                Id = P4*(1+(P1*Vd-80))-GMIN*Vd;
                derive = P1*P4+GMIN;
            }
        }
        else {
            Id = -PIS+GMIN*Vd;
            derive = GMIN;
        }
        if (Vd < PFC*PVJ) {
            cdep = PCJ0*exp(PM*log(1.0 - (Vd/PVJ)));
        }
        else {
            cdep = (PCJ0*F2)*(F3+(PM*Vd/PVJ));
        }
        cap = PTT*Id/Vt_temp + cdep;
    }
    if (ANALYSIS == DC) {
        *cvc = INPUT[dnlcap]/Rp;
        OUTPUT[dnlcap] = *cvc;
        PARTIAL[dnlcap, dnlcap] = Rp;
    }
    if (ANALYSIS == TRANSIENT) {
        cm_nalog_integrate(INPUT[dnlcap]) / (cap + 1e-17), cvc, &partial;
        PARTIAL[dnlcap, dnlcap] = *cvc;
        PARTIAL[dnlcap, dnlcap] = partial;
    }
    if (ANALYSIS == AC) {
        Rd = 1/derive;
        W1 = 1+RAD*REO*RAD*REO*RD*RD*cap*cap;
        Wl = Rd*W1;
        Wl = RAD*REO*cap*RD*RD*W1;
        ac_gain.real = W;
        ac_gain.imag = -1.0*Wl;
        AC_GAIN[dnlcap, dnlcap] = ac_gain;
    }
}

```

Semiconductor diode
non-linear capacitance
characteristics,
including depletion
and diffusion components

Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20;

Part 6 XSPICE diode model - (d) The diode small signal AC performance; Y parameter, Rd and Cd extraction

Nutmeg


```
NutmegEq1
Simulation=ac
y11=v2#branchV(nd)
Rd=1/real(y11+1e-20)
Cd=imag(y11)/(2*pi*frequency)
Id=v2#branch
```

ac simulation





```
AC1
Type=lin
Start=10MHz
Stop=20MHz
Points=11
```

Parameter sweep

```
SW1
Sim=AC1
Type=lin
Param=V1
Start=0
Stop=0.8
Points=21
```




```
CM_D1
Is=1e-15
n=1
tr0m=27
area=1
rs=0.1
xtl=3.0
eg=1.11
q0=-2e-12
Vj=-0.7
nv=0.5
Ic=0.5
E=1e-10
temp=27
```



Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 6 XSPICE diode model - (e) The diode I_d/V_d temperature variation


dc simulation

DC1



Parameter sweep

SW1
Sim=DC1
Type=lin
Param=temp
Start=-20
Stop=80
Points=101



CM_D1
is=1e-14
n=1
tnom=27
area=1
rs=0.01
xti=3.0
eg=1.11
temp=27
cj0=1e-12
vj=0.7
m=0.5
fc=0.5
tt=1e-10

Qucs-S development after release 0.0.19-S: the way forward to Qucs-0.0.20; Part 6 XSPICE diode model - (f) Diode transient response

transient simulation

dc simulation

Fourier simulation







TR1
Type=lin
Start=0
Stop=10u

DC1

V1
V= DC 0 AC 0 sin(0 0.8 1e6 0 0)

FOUR1
Sim=TR1
numfreq=10
F0=1MHz
Vars=V(nd), i(vd)

CM_D1
is=1e-15
n=1
tnom=27
area=1
rs=1
xti=3.0
eg=1.11
cj0=1e-12
vj=0.7
m=0.5
fc=0.5
tt=1e-10
temp=27




Qucs Structure after merging Qucs-0.0.19 and Qucs-0.0.19-S ? - Wish list

- **How and when Qucs-0.0.19 and Qucs-0.0.19-S are merged is not decided yet! Indeed they may never merge but continue to function as two separate packages side-by-side!**
- GUI and simulator:
 - Refactor/rewrite, (Qt4) Qt5, plug-ins, API...; Standard file formats, exchangeable
- Powerful circuit analysis tools:
 - Robust algorithms (Eigen, KLU); API, high level interface (SWIG); improved Harmonic-Balance
 - EM field simulation / extraction (openEMS, NEC2++); improved SPICE flavors compatibility/converter
 - Co-simulation (analogue + Verilog/VHDL), interface (icarus, GHDL); Monte-Carlo simulation
 - Solvers: Ngspice, Xyce, Gnuicap, SpiceOpus
- Design and synthesis tools:
 - Data import / export
- Industry standard device models:
 - MEXTRAM, VBIC, HiSIM, IGBT, UTSOI, ...
- Hardware implementation:
 - Output layout data for input to PCB and IC packages, for example KiCad and Klayout



Integrated Qucs and Qucs-S compact modelling capabilities



Qucs 0.0.19 is a major release of the circuit simulator package with the extended features introduced in this presentation included. Qucs 0.0.19 has benefited from the significant amount of work done by the Qucs Development Team to remove bugs, restructure the software, port the GUI from Qt3 to Qt4, improve the performance of qucsator, add new circuit design and modelling features and make the Qucs GUI more user friendly and productive. As the Qucs Development Team moves on to release 0.0.20 it is difficult to say what the structure of the next release will be. However, whatever the final decision is concerning merging Qucs-0.0.19 and Qucs-0.0.19-S the Qucs project will continue to provide a freely available modern full featured circuit simulator under GPL.

Stable and development versions of Qucs-0.0.19 and Qucs-0.0.19-S can be downloaded from:

1. **Qucs-0.0.19**: <http://qucs.sourceforge.net/> and <https://github.com/Qucs/qucs/>
2. **Qucs-0.0.19-S**: <https://github.com/ra3xdh/qucs/releases/tag/0.0.19S-rc4>

