Ques Equation-Defined Device modelling with a Verilog-A Prototyping Platform

Mike Brinson <sup>1</sup>, mbrin72043@yahoo.co.uk. Vadim Kuznetsov <sup>2</sup>, ra3xdh@gmail.com Wladek Grabinski <sup>3</sup>, wladek@mos-ak.org

<sup>1</sup>Centre for Communications Technology, London Metropolitan University, UK

<sup>2</sup> Bauman Moscow Technical University, Russia

<sup>3</sup> MOS-AK (EU)



Presented at the 8th International MOS-AK Workshop, Washington DC, December 9 2015

Qucs: An introduction to the new simulation and compact device modelling features implemented in release 0.0.19/0.0.19S of the popular GPL circuit simulator

- Qucs-0.0.19/S structure: overview, spice4qucs initiative tasks and main features
- Compact modelling with Qucs, ngspice, and Xyce
  - EDD support: Current and charge equations
  - B-type SPICE sources
  - Harmonic balance simulation with Xyce and Qucs compact models
- Parametrization features and ngnutmeg scripting introduced with spice4qucs
- Introduction to the Qucs subcircuit to Verilog-A module synthesizer
- Plans for future



## $\mathsf{Qucs}\text{-}0.0.19/\mathsf{S}$ structure diagram for simulation and compact device modelling





## Overview of spice4qucs structure: – features and current Qucs-0.0.19S version

Spice4qucs features:

- Correct known weaknesses observed with the current Qucs simulation engine qucsator
- Provide Qucs users with a choice of simulator selected from qucsator, ngspice and Xyce
- Extend Qucs subcircuit, EDD, RFEDD and Verilog-A device modelling capabilities
- Access to the additional simulation tools and extra component and device models provided by ngspice and Xyce
- Mixed-mode analogue-digital circuit simulation capability using Qucs/ngspice/XSPICE simulation

Qucs-0.0.19/S:

- Ngspice, Xyce (both serial and parallel) support
- Basic simulations support (.DC, .AC, .TRAN)
- Advanced simulation support (.FOUR, .DISTO, .NOISE, .HB)
- Semiconductor devices with full SPICE specifications
- Ques equations, parametrization (.PARAM), and ngnutmeg script support
- Custom ngspice simulation User controlled simulation based on ngnutmeg scripts



 Qucs subcircuit to Verilog-A module synthesizer support





 Spice4qucs online documentation available here: https://qucs-help.readthedocs.org/en/spice4qucs/index.html

### Compact modeling with Qucs and ngspice/Xyce: Part I – Current equation support

Consider tunnel diode model represented by

$$I = I_s \left( e^{\frac{V}{\varphi_T}} - 1 \right) + I_v e^{k(V - V_v)} + I_p \cdot \frac{V}{V_p} e^{\frac{V_p - V}{V_p}}$$
(1)

With spice4qucs, Qucs EDD charge components can be represented by B-type ngspice/Xyce current sources:



# Compact modelling with Qucs and ngspice/Xyce: Part II – Charge equation approach

Nonlinear capacitance current expressed as a function of device voltage can be written as:

$$I = \frac{dQ}{dt} = \frac{d}{dt}CV \quad (2)$$

As Xyce and ngspice appear not to support the diff() operator an electrical equivalent circuit is needed to model capacitor charge equations:

0.V(n1)

DD Qe

• Nonlinear capacitance equivalent circuit:





# Compact modelling with Qucs and ngspice/Xyce: Part III – Charge equations usage example

 In this example a nonlinear capacitance is simulated with ngspice and Xyce:

$$Q = C_1 V + \frac{C_2 V^2}{2} + \frac{C_3 V^3}{3} + \ldots + \frac{C_N V^N}{N}$$
(3)





### Compact modeling with Ques and ngspice/Xyce: Part IV – B-type source usage for compact modelling

• Ques 0.0.19/S introduces a new component: SPICE-compatible equation defined voltage or current sources (SPICE B-type source). The B-type sources allow straight forward construction of compact device models:

\* Qucs 0.0.19 /home/vvk/.gucs/tunn-Bsrc.sch PARAM kB = 1 38e-23 Parameter dc simulation .PARAM q = 1.6e-19 sweep PARAM  $V_V = 0.4$ DC1 PARAM Ty = 10-6 .PARAM ID = 1e-5 SW1 Sim-DC1 PARAM .PARAM Is = 1e-12 Type=lin PARAM Vp = 0.1Param=V1 SpicePart -2e-5 PARAM K = 5 Start=-0.05 kB=1.38e-23 .PARAM Temp0 = 300 Stop=0.4 q=1.6e-19 03 .PARAM phiT = {(kB\*Temp0)/g} Points=50 v-sweed VPr1 net0 anode DC 0 AC 0 lv=1e-6 V1 net0 0 DC 1 In=1e-5 is=1e-12 B1 anode 0 I = Is\*(exp(V(anode)/phiT)-1.0)+ Vp=0.1 + Iv\*exp(K\*(V(anode)-Vv))+ K=5 + Ip\*(V(anode)/Vp)\*exp((Vp-V(anode))/Vp) Temp0=300 .control phiT={(kB\*Temp0)/g} set filetype=ascii echo "" > spice4qucs.cir.noise DC V1 -0.05 0.4 0.009 v1 Pr1 -2e-5 write tunn-Bsrc dc.txt VPr1#branch v(anode) destroy all 0.1 0.2 0.3 reset (exp(V(anode)/phiT)-1.0)+lv\*exp(K\*(V(anode)-Vv))+lp\*(V(anode)/Vp)\*exp((Vp-V(anode))/Vp) exit .endc END

Auto-generated SPICE netlist



Compact modeling with Qucs and ngspice/Xyce: Part V – NPN BJT compact model used for Harmonic balance analysis of a one-stage BJT amplifier

• Spice4qucs and Xyce allow large signal steady state AC Harmonic Balance simulation, for example the simulation of an experimental NPN BJT compact macromodel:



# Compact modelling with Qucs and ngspice/Xyce: Part VI – HB analysis SPICE netlist and output data for a BJT amplifier

 Xyce harmonic balance simulation data and auto generated netlist for one-stage BJT amplifier; see http://www.mixdes.org/Mixdes3/:





### Compact modelling with Ques and ngspice/Xyce: Part VII – XSPICE macromodels usage

- $\bullet~$  Qucs-0.0.19/S allows embedding of SPICE netlist models in Qucs libraries
- An example application of this feature is show below
  - Direct simulation of SPICE defined components
  - XSPICE macromodel usage
- LM358 XSPICE macromodel usage example (noninverting amplifier):



LM358 XSPICE macromodel

#### Qucs equation support in spice4qucs

An example for evaluating the total S, active P, and reactive Q power in an RC passive electrical network:

$$S = abs(U \cdot \overline{I}) \qquad P = \Re[U \cdot \overline{I}] \qquad Q = \Im[U \cdot \overline{I}]$$
(4)





### SPICE style parametrization and ngnutmeg postprocessor usage implemented by spice4qucs

The following Qucs "equation" style icons introduce model parametrization and simulation data postprocessing:

- SPICE .PARAM section icon
- ngnutmeg equation icon





New analysis-simulation types implemented with spice4qucs: SPICE small signal distortion, SPICE small signal AC domain and large signal time domain noise, and SPICE Fourier analysis



14 / 29

#### Ngspice custom simulation techniques: Part I – Main features

Main features:

- Embedding user defined ngnutmeg scripts in a Qucs schematic
- Full ngnutmeg operator and function support
- User defined variables for plotting simulation data
- User defined raw ASCII SPICE3f5 style output

• Ngnutmeg script editing dialogue:





# Ngspice custom simulation technique: Part II – Application example: Monte-Carlo simulation controlled via a ngnutmeg script



 $\mathsf{Qucs-0.0.19S}$  includes the first release of a GPL Verilog-A synthesis tool for compact device modelling.

- The Qucs-0.0.19S Verilog-A synthesizer is a basic working version of this new open source ECAD tool.
- It is for test purposes: bugs are likely and it may not be very stable.
- Generated synthesized Verilog-A code is relatively basic and has to be optimized manually for speed. However, it is expected that in the future its operation will improve as development of the Qucs synthesizer progresses.
- Circuits and Verilog-A synthesized models can be constructed from the following Qucs/SPICE built in components:





### Introduction to the Qucs GPL Verilog-A module synthesizer: Part II

Structure:





#### Data flow through the Qucs GPL compact device modelling tool set.





Synthesis of a SPICE like compact semiconductor diode model: static  $I_d$  and dynamic capacitance model plus synthesized Verilog-A module code.





D1

12-0

### Introduction to the Qucs GPL Verilog-A module synthesizer: Part V

Synthesis of a SPICE like semiconductor diode model: simulated static and dynamic characteristics.





### Verilog-A synthesis of a SPICE like semiconductor diode model: temperature effects





#### Introduction to the Qucs GPL Verilog-A module synthesizer: Part VII

Verilog-A synthesis of a SPICE like semiconductor diode model: simulated  $I_d - V_d$  temperature effects.





#### Simulation data for Qucs EDD model and built-in diode model

Simulation data for Verilog-A model and built-in diode model

23 / 29

Verilog-A synthesis of semiconductor device shot and flicker noise: EDD models and Verilog-A module code.



Include "disciplines.vams" Include "constants.vams" module Shot, NoiseR1(P1, P2, P3, P4); Inst P1, P0, P2, P4
Inout P1, P2, P3, P4;
electrical hShot, P2, P1, P3, P4;
analog begin
@(initial_model)
begin
end
l(nShot) <+ (-V(nShot))/( 1 );
I(nShot) <+ white noise(1,"shot" );
I(P2,P1) <+ V(P2,P1)/( 1e-3 );
I(P3,P4) <+ sqrt(2**Po*((V(P1,P2)*1e3)+1e-20))*V(nShot);
end
andmadula
enunioquie

#### Synthesized Verilog-A module code





Verilog-A synthesis of semiconductor device shot and flicker noise: small signal AC domain simulation data.





Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS  $I_{ds} = f(V_d, V_g, V_s, V_b)$  model for a transistor operating in long channel mode.



Qucs EDD EKV2p6 lds=f(Vd, Vg, Vs, Vb) model

Synthesized EKV2p6 Ids=f(Vd, Vg, Vs, Vb) Verilog-A code



#### Introduction to the Qucs GPL Verilog-A module synthesizer: Part XI

Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS  $I_{ds} = f(V_d, V_g, V_s, V_b)$  swept DC simulation data.

1 - 2



27 / 29

### Verilog-A synthesis of multi-EDD models: Optimization of Qucs synthesized Verilog-A module code for speed.



#### A comment on the Qucs simulation process:

Simple simulation run time tests indicate that the optimized EKV2p6 Verilog-A model simulation speed is at least 30X faster than the interactive EDD model.



Summary:

• Version 0.0.19 is a major release of the Qucs circuit simulator, updating the popular RF package while simultaneously adding a new software tool, Qucs 0.0.19S, which provides Qucs users with an experimental software package that links legacy Qucs with ngspice and Xyce GPL SPICE.

In the future the main Qucs development directions are likely to be:

- Further integration of Qucs with ngspice and Xyce: including improvement of the existing ngnutmeg support, an RFEDD synthesizer implementation, additional analysis support for SPICE .SENS and .PZ etc, and a range of new SPICE compatible components, for example magnetic core models.
- Improvements to the Verilog-A module synthesizer.
- Implementation of mixed signal simulation with ngspice/XSPICE and Xyce.

Qucs-0.0.19S-RC3 from

https://github.com/ra3xdh/qucs/releases/download/0.0.19S-rc3/qucs-0.0.19Src3.tar.gz (linux source) https://github.com/ra3xdh/qucs/releases/download/0.0.19S-rc3/qucs-0.0.19Src3-setup.zip (Windows installer)

