Current Conveyor Equation-Defined Macromodels for Wideband RF Circuit Design

Mike Brinson, and Vadim Kuznetsov

Abstract-A high percentage of analogue integrated circuit designs use voltage domain signal processing techniques. Given the fact that integrated circuit current conveyors are high bandwidth current processing devices, often with superior RF performance compared to comparable voltage domain devices, it is surprising that the number of current mode integrated circuits available, as standard of-the-shelf industrial items, is so small. This paper introduces equation-defined device and Verilog-A synthesis approaches to the macromodelling of current conveyor integrated circuits. To illustrate the proposed modelling techniques the properties of a number of modular behavioural level current conveyor macromodel cells are described and their performance compared. The material presented is intended for analogue device modellers and circuit designers who wish to simulate large signal current domain integrated circuit designs. It also demonstrates how synthesized Verilog-A modules can be derived from equation-defined device and conventional subcircuits to form functional, computationally efficient current convevor macromodels. To illustrate the application of behavioural current conveyor macromodels the design of a six cell CCII+ instrumentation amplifier is introduced and its performance discussed.

Index Terms—Ques, current conveyors, compact semiconductor device modelling, equation-defined devices, macromodels, Verilog-A module synthesis.

I. INTRODUCTION

EHAVIOURAL modelling of integrated circuits with D macromodels has evolved into an established modelling technique [1], particularly after Boyle et al. [2] published a computationally efficient operational amplifier macromodel that included a mixture of first and second order device charcteristics. A macromodel in this context implies a collection of linear and non-linear simulation component models, combined as a subcircuit, where the simulated electrical signals at the subcircuit input-output pins appear to be similar to those generated by a physical device. Adding Qucs equation-defined device (EDD) technology [3,4] to behavioural macromodelling introduces a powerful algebraic capability for specifying the non-linear properties of semiconductor devices and integrated circuits. This approach has become more firmly entrenched with the adoption of the Verilog-A hardware description language for compact semiconductor device modelling [5][16]. Although Verilog-A device modelling is well established for compact semiconductor device model construction, its use for conventional circuit macromodelling is often assumed or implied by the nature of the hardware description language. This paper proposes a structured route for behavioural

compact macromodelling from original specification through preliminary model design, with equation-defined defined device technology, to a final optimized Verilog-A module, via model synthesis. To demonstrate the proposed macromodelling procedure the properties and relationships between current conveyor macromodels, at different levels of circuit abstraction and signal levels, are described. A number of Qucs [6] and Qucs-S [17] simulation test-bench circuits, plus typical simulation data are also included, and their performance compared.



Fig. 1. Specification for a second generation current conveyor macromodel: (a) Ques schematic symbol, (b) port current/voltage relationships in matrix form, (c) a first level ideal macromodel.

II. CURRENT CONVEYOR PRINCIPLES

The first generation current conveyor (CCI) was introduced by Sedra and Smith in 1968 [7] as a three port circuit building block for analogue signal processing. In 1970 the same authors [8] reported an improved second generation device (CCII) which overcame a number of limitations inherent in the original device specification. Today the CCII current conveyor is an RF mode device which finds application in wideband amplification, filtering and other signal processing functions [9,10]. An additional source of reference for current conveyor principles and RF applications can be found in the IEE publication edited by Toumazou, Lidgy and Haigh [15]. A schematic symbol for a CCII is shown in Fig. 1 (a). The ideal current/voltage relationships at the device ports are IY = 0(high input impedance at Y terminal $\rightarrow \infty$), VX = VY (low input impedance at X terminal \rightarrow 0) and $IZ = \pm IX$ (high output impedance at Z terminal $\rightarrow \infty$). These relationships can be expressed in the matrix form given in Fig. 1 (b), where

M. Brinson is with the Centre for Communications Technology, London Metropolitan University, UK (e-mail: mbrin72043@yahoo.co.uk)

V. Kuznetsov is with the Department of Electronic Engineering, Bauman Moscow State Technical University, Kaluga branch, Russia (e-mail: ra3xdh@gmail.com).

the \pm sign in equation $IZ = \pm IX$ signifies the direction of IZ current flow in comparison to current IX: called CCII+when IZ = IX and CCII- when IZ = -IX. Fig. 1 (c) introduces a level one macromodel of a CCII device, where the electrical properties of the input and output ports are set by linear voltage controlled current source SRC2, which functions as a voltage follower, and by current controlled current source SRC1, which acts as a current follower. The level one CCII macromodel represents an ideal device that has an infinite signal frequency bandwidth, see the current mode amplifier shown in Fig. 2.



Fig. 2. A current conveyor current amplifier: gain = IZ/Iin = R2/R1.

III. QUCS EDD MACROMODELS AT DIFFERENT LEVELS OF CIRCUIT ABSTRACTION

For integrated circuit macromodels to be useful design aids they must be stable and function without convergence problems in all circuit simulation domains, including the steady state AC large signal, Harmonic Balance and transient shooting method domains. They should also be defined at different levels of circuit abstraction from ideal to non-linear, allowing choice of macromodel to meet the requirements of a given circuit simulation. A significant improvement in macromodel simulation run-time performance can sometimes result with circuit simulators which include Verilog-A synthesisers/compilers that generate C++ code level models built with Verilog-A modules [11,12] embedded in subcircuits. In this paper five macromodel circuit abstraction levels are proposed, four at circuit schematic level, ideal to non-linear, and one at Verilog-A module level, see Table I. Examples of the large signal performance of the non-linear level current conveyor macromodel are reported in sections IV and V. These present transient and Harmonic Balance data obtained from Ngspice [18] large signal FFT simulation and Xyce [19] Harmonic balance simulation.

 TABLE I

 MACROMODEL LEVELS OF CIRCUIT ABSTRACTION.

Level	Model Abstraction	Properties	
1	Ideal	Fundamental current transfer	
		characteristic	
2	Linear DC	Level 1 plus input and output	
		resistance and gain parameters	
3	Small signal AC	Level 2 plus internal capacitance	
4	Large signal	Level 3 plus nonlinear device	
	non-linear	parameters, including offset	
		current and saturation effects	
5	Verilog-A	Verilog-A module representation	
		of macromodels levels 1 to 4	

A. Level 2 Current Conveyor Macromodel

The simple level one macromodel shown in Fig. 1 (c) assumes that the properties of a current conveyor are ideal with controlled sources that have matched unity gain transfer functions, the X port input resistance is zero and that the Y and Z ports have infinite input and output resistance, respectively. In reality a real current conveyor has properties which are far from ideal. Fig. 3 introduces the macromodel for the next level of circuit extraction. This adds port resistors RX, RY and RZ and the gain parameters P1 and P2. The latter two determine how close the voltage and current follower transfer functions are to unity. Component RX and the current I2 flowing through EDD - D2 sense current IX = (V(nX) - V(n1))/RX, from which conveyor current IZ is calculated as IZ = P2 * V1/(1e - 6 + RX), where V1 is voltage drop across EDD - D1 branch one. The graph of gain against frequency illustrated in Fig. 3 is for data obtained with the simulation test bench shown in Fig. 2 and $R1 = 10\Omega$ to compensate for port IX internal resistance of 50Ω .



Fig. 3. Level 2 current conveyor macromodel: $RX = 50\Omega$, $RY = 10M\Omega$, $RZ = 3M\Omega$, P1 = 1.12 and P2 = 0.927.

B. Level 3 Current Conveyor Macromodel

The level one and level two CCII macromodels have an infinite frequency bandwidth. This, of course, is not true for a real current conveyor integrated circuit. In reality all three device ports have a finite capacitance connected to ground which causes the current gain frequency response to decrease at high frequencies. A level three CCII+ macromodel is shown in Fig. 4. With the port capacitors set to 4.5 pF, small signal AC simulation indicates that the current amplifier has two poles between 50 MHz and 800 MHz resulting in 40 dB per decade roll-off in the gain response at frequencies above 1 GHz. Frequency domain analysis of the level three CCII+ macromodel yields the following transfer function equations

$$V(n1) = \frac{R2 \cdot RY \cdot P1 \cdot Iin}{(R2 + RY) \cdot [1 + j \cdot \frac{\omega}{\omega_{yp}}]}$$
(1)

$$IX = \frac{[1+j \cdot \frac{\omega}{\omega xz}] \cdot V(n1)}{(R1+RX) \cdot [1+j \cdot \frac{\omega}{\omega xp}]}$$

$$IZ = \frac{P2 \cdot IX}{\left[1 + j\frac{\omega}{\omega zp}\right]} \tag{3}$$

(2)

where V(n1) is the voltage at node n1, see Fig. 4, and

$$\omega yp = \frac{(R2 + Ry)}{CY \cdot R2 \cdot RY} \tag{4}$$

$$\omega xz = \frac{1}{CX \cdot R1} \tag{5}$$

$$\omega xp = \frac{(R1 + RX)}{CX \cdot R1 \cdot RX} \tag{6}$$

$$\omega zp = \frac{(RZ + RL)}{CZ \cdot RZ \cdot RL} \tag{7}$$

With $R1 = 10 \ \Omega$ and $RX = 50 \ \Omega$, $\omega xz \approx \omega xp$ indicating that pole-zero cancellation takes place in the expression for IX, yielding

$$\frac{IX}{Iin} = \frac{P1 \cdot P2 \cdot R2 \cdot RY}{(R1 + RX) \cdot (R2 + RY) \cdot [1 + j \cdot \frac{\omega}{\omega yp}] \cdot [1 + j \cdot \frac{\omega}{\omega zp}]}$$
(8)

where $fyp = \omega yp/(2 \cdot \pi) = 707.36$ MHz and $fzp = \omega zp/(2 \cdot \pi) = 58.94$ MHz for the CCII+ parameter values listed in the caption to Fig. 4 and $RL = 50\Omega$.

Qucs-0.0.19-S/Ngspice .PZ pole-zero analysis confirms the three pole and the single zero frequencies, see Table II.



Fig. 4. Level 3 current conveyor macromodel: $RX = 50\Omega$, $RY = 10M\Omega$, $RZ = 3M\Omega$, P1 = 1.12 and P2 = 0.927, CX = CY = CZ = 4.5pF.

 TABLE II

 Level three CCII macromodel pole-zero frequencies.

Pole number	ω_p (radians)	f_p (Hz)	
1	-2.67e10	-4.25e9	
2	-4.44e9	-707.66e6	
3	-3.70e8	-58.89e6	
Zero number	ω_z (radians)	f_z (Hz)	
1	-2.22e10	-3.53e9	

C. Level 4 Current Conveyor Macromodel

Level four current conveyor macromodels are applicable where non-linear circuit properties have a critical effect on simulation accuracy. One extension to the level three CCII+ macromodel, which is necessary to simulate large signal performance correctly, is a circuit extension that handles CCII+ operation at signal levels approaching, and above or below, DC supply voltages. An example of a level four CCII+ macromodel is shown in Fig. 5 where the voltage follower output voltage V(n1) is modelled by a tanh limiter function given by

$$V(n1) = P1 \cdot V(Y) \cdot (1.0 - tanh(abs(V(Y))/(Scale \cdot VMAX)))$$
(9)

where -VMAX and +VMAX represent the CCII+ negative and positive DC supply voltages, and *Scale* is a scaling factor which determines the degree of limiting at voltages greater than +VMAX or less than -VMAX.

A suitable value for parameter *Scale* can be found by simulating the performance of a unity gain CCII+ current amplifier with VMAX kept constant and *Scale* scanned over finite range, see Fig. 6. When parameter *Scale* is set to a large value, for example ≥ 10 , the level four CCII+ macromodel reverts to the level three macromodel.With *Scale* = 2.7 the CCII+ current amplifier peak output current IZ and peak output voltage V(Z) are effectively clamped to 20mA and 10V respectively, see Fig. 7.

CCII1



 $I2{=}1000.0^{*}P1^{*}V1^{*}(1.0{-}(sinh(abs(V1)/(Scale^{*}VMAX))/cosh(abs(V1)/(Scale^{*}VMAX))))$





Fig. 6. Level 5 unity gain current amplifier: DC power supply voltage VMAX = 10V and 2.5 >= Scale <= 3.5.



Fig. 7. Transient simulation of a unity gain CCII+ current amplifier: test circuit and plotted current and voltage data; left side scale solid line and right side scale dotted line.

D. Level 5 Current Conveyor Macromodel

In many design projects conventional macromodels are more than adequate for simulating circuit performance. However, as the size of a macromodel circuit increases, or if its circuit is very non-linear, simulation may require significant amounts of computing time. Replacement of complex circuit level macromodels by low level C or C++ code models synthesized from the Verilog-A hardware description language can sometimes reduce circuit simulation time, significantly. However, this statement is not meant to imply that macromodel levels one to four are redundant but rather that they are simply stages in a structured process for generating computationally efficient Verilog-A macromodels. Recent developments in Ques compact device modelling capabilities have shown that Verlog-A modules can be synthesized automatically from circuit schematics [13,14], yielding a direct link between the level one to level four CCII macromodels and compiled C++ macromodels. The Qucs Verilog-A model synthesiser allows macromodels or compact device models to be constructed from the Ques and SPICE components listed in Table III. These are a mixture of linear passive components R, C and L, controlled sources VCCS, CCCS, VCVS and CCVS, nonlinear components EDD and B, an algebraic equation block EQN and subroutine features PIN, SUB and SPARAM. The synthesized Verilog-A module code for a level five CCII+ macromodel is listed in Fig. 8. The Ques Verilog-A synthesizer automatically adds white noise current to each macromodel resistor. However, to simulate CCII+ noise correctly additional noise contributions must be added to the macromodel voltage

and current followers. This can be done using Qucs INOISE generators with their shot and flicker noise outputs set at appropriate values.

TABLE III BUILT-IN QUCS/SPICE COMPONENTS FOR CONSTRUCTING VERILOG-A SYNTHESIZED MACROMODELS AND DEVICE MODELS.

Component	Туре	Qucs	SPICE
code			
R	Resistor (linear)	Х	
С	Capacitor (linear)	Х	
L	Inductor (linear)	Х	
VCCS	Voltage controlled voltage source	Х	
CCCS	Current controlled current source	Х	
VCVS	Voltage controlled voltage source	Х	
CCVS	Current controlled voltage source	Х	
EDD	Equation-Defined Device	Х	
В	B type current source		Х
EQN	Equation block	Х	
INOISE	Current noise source	Х	
PIN	Subcircuit pin	Х	
SUB	Subcircuit	Х	
SPARAM	Subcircuit parameter	Х	



Fig. 8. Ques Verilog-A module code for a level 5 macromodel synthesized from the level 4 CCII+ macromodel given in Fig. 5: for clarity long Verilog-A statements have been spread over two consecutive lines.

IV. A COMPARISON OF CURRENT CONVEYOR BEHAVIOURAL AND SYNTHESIZED CCII+ MACROMODELS IN THE LARGE SIGNAL AC DOMAIN

Illustrated in Fig. 9 are two wideband CCII+ instrumentation amplifiers connected to simulate differential and common mode output voltage signals generated from a resistive signal source. The instrumentation amplifiers are constructed using six level four CCII+ current conveyor macromodes of the type shown in Fig. 5. The instrumentation amplifier gain is given by R1/R2 and is set to unity in Fig. 9. The differential gain and common mode gain graphs drawn in Fig. 9 are typical for an instrumentation amplifier where the common mode rejection ratio (CMRR) has a high dB value at low frequencies then reduces at 20dB per decade till a corner frequency is reached where a pole in the CMRR frequency response causes the low frequency zero in the common mode gain to be canceled out.



Fig. 9. High bandwidth instrumentation amplifier: Differential and common mode test circuits and typical CMMR simulation data.

A series of simple timing tests suggest the relative performance figures for the instrumentation amplifier circuit are Qucs Verilog-A = 1, Qucs-S/Ngspice = 3 and Qucs qucsator = 8, which suggest that a significant improvement of around eight times, in simulation time, can be gained by synthesizing level five Verilog-A macromodels from level four, or simpler, macromodels.

V. A STUDY OF CCII+ CURRENT CONVEYOR MACROMODEL LARGE SIGNAL DISTORTION

SPICE 3f5 and a majority of the popular GPL versions of SPICE do not include specific RF and microwave simulation capabilities. Newer SPICE packages based on GPL simulators have often been extended for high frequency circuit and system simulation through the addition of single and multiinput signal Harmonic Balance (HB) analysis of linear and non-linear circuits. The Qucs-S package makes use of the Harmonic Balance simulation features distributed with the Xyce circuit simulator. These HB routines are amongst the most stable available in any of the currently published GPL packages. When coupled with the Xyce .STEP extension it becomes possible to vary input current signals over a range equivalent to small signals to large signals. In Fig. 10 this is done by changing resistor R3 from roughly 100K Ω down to $10k\Omega$ (roughly 4mA to 40mA). Comparing the output current simulation data illustrated in Fig. 10 with the equivalent values derived from the non-linear current transfer characteristic shown in Fig. 6 suggests that their is good correlation between the output data in the large signal non-linear DC and AC domains.

VI. CONCLUSIONS

By combining conventional component simulation models with Ques Equation-Defined Devices and SPICE B type current sources to form a macromodel, at a stage prior to conversion to a Verilog-A module, it is possible to define a series of five distinct macromodelling levels, increasing modelling flexibility and opening new possibilities in integrated circuit macromodelling. In this paper the concept of model level has been employed to demonstrate integrated circuit macromodel development from simple linear models to complex non-linear models. The conventional macromodel level concept has been extended to introduce an additional model level which adds compact Verilog-A modules at the highest level of the modelling hierarchy. This fifth model level is intended for use with circuit simulators that have Verilog-A compiler capabilities for generating C++ model code from Verilog-A modules, generated, by hand or automatic synthesis, from model schematics or indeed, netlists. To demonstrate the use of macromodels the paper introduces, and discusses, the capabilities of a set of five different macromodel cells suitable for simulating RF wideband current conveyor integrated circuits in all simulation domains. A series of CCII+ macromodel circuit test benches are outlined and their relative performance described. The results from these test cases indicate that the proposed macromodel level five Verilog-A module reduces circuit simulation times by a measurable amount which could be significant in the simulation of large non-linear RF current mode integrated circuits.



Fig. 10. Test bench for Harmonic Balance simulation of a unity gain level four CCII+ current amplifier and a set of typical simulation data for a single large signal 1MHz sinusoidal input sign swept over the range 4mA peak up to roughly 40mA peak.

REFERENCES

- J. A. Connelly and Pyung Choi, "Macromodeling with SPICE", Prentice Hall, Englewood Clifs, New Jersey 07632, 1992.
- [2] G.R. Bole, B.M. Cohn, D.O. Pederson and J.E. Soloman, "Macromodelling of integrated circuit operational amplifiers", IEEE Journal of Solid-State Circuits, 1974, vol. 9, pp. 352-363.
- [3] S. Jahn and M.E. Brinson, "Interactive Compact Modeling Using Ques Equation-Defined Devices", Int. J. Numer. Model. 2008, vol 21, pp. 335-349.

- [4] M.E. Brinson and S. Jahn, "Ques: A GPL software package for circuit simulation, compact device modelling and circuit macromodelling from DC to RF and beyond", Int. J. Numer. Model. 2009, vol 22, pp. 297-319.
- [5] Accellera, "Verilog-AMS Language Reference Manual. Version 2.3.1.", 2009, Available from http://www.accelera.org, [accessed February 2016].
- [6] M.E. Brinson, R. Crozier, V. Kuznetsov, C. Novak, B. Roucaries, F. Schreuder. G.T. Torri, "Ques (Quite universal circuit simulator), Available from http://ques.sourceforge.net/index.html, [accessed February 2016].
- [7] A. Sedra and K. C. Smith, "The Current Conveyor: A new circuit building block", Aug. 1968, Proc. IEEE, Vol. 576, pp. 1368-1369.
- [8] K.C. Smith and A. Sedra, "A second generation current conveyor and its applications", Feb. 1970, IEEE Trans. Circuit Theory, Vol. CT-17, pp. 132-134.
- [9] A. Fabre, "Low power current mode second-order bandpass IF filter", June 1997, IEEE Trans. Circuits Syst. II, Vol. 44, pp. 436-445.
- [10] B. Wilson, F. J. Lidgey and C, Toumazou, "Current mode signal processing circuits", June 1989, IEEE International Symposium on Circuits abd Systems Proceedings, pp. 2665-2668.
- [11] L. Lemaitre, W. Grabinski and C. McAndrew, "Compact device modeling using Verilog-A and ADMS", Electron Technology Internet Journal, Vol. 35, pp. 1-5, 2003.
- [12] L. Lemaitre, G. J. Coram, C. McAndrew and K. Kundert, "Extensions to Verilog-A to support compact device modeling", IEEE International Behavioral Modeling and Simulation Conference, BMAS-03, pp. 134-138. October 2003.
- [13] V. Kuznetsov, "QEP: Qucs schematic simulation with ngspice", 2015, https://github.com/Qucs/qucs/wiki/QEP, (also at: https://github.com/ra3xdh/qucs/tree/spice4qucs), [accessed February 2016].
- [14] Brinson M, Crozier R, Kuznetsov V, Novak C, Roucaries B, Schreuder F,and Torri GT. "Qucs: An introduction to the new simulation and compact device modelling features implemented in release 0.0.19/0.0.19Src2 of the popular GPL circuit simulator". MOS-AK ESSDERC/ESSCIRC Workshop, 18 September Graz, 2015. http://www.mos-ak.org/graz_2015/presentations/T_5_Brinson_MOS-AK_Graz_2015.pdf, [accessed February 2016].
- [15] C. Toumazou, F.J. Lidgy and D.G. Haigh (Editors), "Analogue IC design: the current-mode approach", Peter Peregrinus Ltd. on behalf of the Institution of Electrical Engineers, London, UK, 1998.
- [16] L. Lemaitre and B. Gu, "ADMS- a fully customizable Verilog-AMS compiler approach", NSTI-Nanotech 2008, www.nsti.org, ISBN 978-1-4200-8505-1 Vol. 3, pp. 787-790.
- [17] V. Kuznetsov and M. E. Brinson, "Qucs-S: Qucs with SPICE", https://ra3xdh.github.io/, [accessed October 2017].
- [18] P. Nenzi and H. Vogt. "Ngspice-27 (Next generation SPICE version 27), 2017. [Online] Available: http://ngspice.sourceforge.net/.
- [19] Sandia National Laboratories US., "Xyce parallel electronic simulator version 6.7",2017, [Online] Available: https://xyce.sandia.gov/.



Mike Brinson received a first class honours BSc degree in the Physics and Technology of Electronics from the United Kingdom Council for National Academic Awards in 1965, and a PhD in Solid State Physics from London University in 1968. Since 1968 Dr. Brinson has held academic posts in Electronics and Computer Science. From 1997 till 2000 he was a visiting Professor of Analogue Microelectronics at Hochschule, Breman, Germany. Currently, he is a visiting Professor at the Centre for Communication Technology Research, London Metropolitan Univer-

sity, UK. He is a Chartered Engineer (CEng) and a Fellow of the Institution of Engineering and Technology (FIET), a Chartered Physicist (CPhys), and a member of the Institute of Physics (MInstP). Prof. Brinson Joined the Ques project development team in 2006, specializing in device and circuit modeling, testing and document preparation.



Vadim Kuznetsov was born in Kaluga, Russia in 1988. He received dipl. engineer degree from Moscow Bauman State University (BMSTU) in 2010. He received PhD degree from Higher school of Economics in 2014. He is Associate Professor of Electronic Engineering department of Kaluga Branch of BMSTU. His research field is electrostatic discharge simulation methods. His field of interest is electronic design automation (EDA) CAD opensource software development. He is core member of Ques circuit simulator development team.